KR0116661Y1 - A circuit for correcting mis-convergence - Google Patents
A circuit for correcting mis-convergence Download PDFInfo
- Publication number
- KR0116661Y1 KR0116661Y1 KR92024985U KR920024985U KR0116661Y1 KR 0116661 Y1 KR0116661 Y1 KR 0116661Y1 KR 92024985 U KR92024985 U KR 92024985U KR 920024985 U KR920024985 U KR 920024985U KR 0116661 Y1 KR0116661 Y1 KR 0116661Y1
- Authority
- KR
- South Korea
- Prior art keywords
- convergence
- power supply
- supply voltage
- low pass
- output
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N3/00—Scanning details of television systems; Combination thereof with generation of supply voltages
- H04N3/10—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical
- H04N3/16—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical by deflecting electron beam in cathode-ray tube, e.g. scanning corrections
- H04N3/26—Modifications of scanning arrangements to improve focusing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
- H01F38/00—Adaptations of transformers or inductances for specific applications or functions
- H01F38/42—Flyback transformers
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N3/00—Scanning details of television systems; Combination thereof with generation of supply voltages
- H04N3/10—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical
- H04N3/16—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical by deflecting electron beam in cathode-ray tube, e.g. scanning corrections
- H04N3/18—Generation of supply voltages, in combination with electron beam deflecting
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Power Engineering (AREA)
- Video Image Reproduction Devices For Color Tv Systems (AREA)
Abstract
본 고안은 티브이에 있어서 수평플라이백 펄스주기 동안 콘버어전스 증폭부에 공급되는 전원전압을 달리함으로써 상기 콘버어전스 증폭부가 포화되는 것을 방지하여 화면 주변부의 콘버어전스를 왜곡없이 조절할 수 있게 하는 미스콘버어전스 보정회로에 관한 것으로, 이와같은 본 고안의 목적은 수평동기신호(H-Sync) 및 수직동기신호(V-Sync)를 입력받아 미스콘버어전스의 보정파형을 출력하는 콘버어전스회로부(1)와, 상기 콘버어전스회로부(1)로부터 출력된 보정파형을 저역으로 필터링하는 저역필터부(2)와, 상기 저역필터부(2)로부터 출력된 신호를 소정레벨로 증폭하여 콘버어전스 코일(Convergence Coil)에 출력하는 콘버어전스 증폭부(3)와, 상기 콘버어전스증폭부(4)에 공급되는 전원전압을 제어하여 콘버어전스 증폭부(4)의 포화를 방지하는 전원전압 제어부(4)로 이루어짐으로서 달성되어진다.The present invention prevents the convergence amplifier from saturating by varying the power supply voltage supplied to the convergence amplifier during the horizontal flyback pulse period in the TV so that the convergence of the peripheral portion of the screen can be adjusted without distortion. The present invention relates to a convergence correction circuit, and an object of the present invention is to input a horizontal synchronization signal (H-Sync) and a vertical synchronization signal (V-Sync) to output a correction waveform of misconvergence. (1), a low pass filter (2) for filtering the correction waveform output from the conversion circuit unit (1) to a low pass, and amplifying a signal output from the low pass filter (2) to a predetermined level before converging. A power supply for controlling the convergence amplifier 3 output to the convergence coil and the power supply voltage supplied to the convergence amplifier 4 to prevent saturation of the convergence amplifier 4. Voltage This is achieved by the control unit 4.
Description
제 1 도는 종래 미스콘버어전스 보정회로의 블록구성도1 is a block diagram of a conventional misconvergence correction circuit
제 2 도의 (가) 내지 (라)는 제1도의 각부 출력파형도(A) to (D) of FIG. 2 are output waveform diagrams of each part of FIG.
제 3 도는 종래 미스콘버어전스의 보정파형도3 is a correction waveform diagram of a conventional misconvergence
제 4 도는 본 고안 미스콘버어전스 보정회로의 블럭구성도4 is a block diagram of a misconvergence correction circuit of the present invention.
제 5 도의 (가) 내지 (마)는 제 4 도의 각부 출력파형도(A) to (e) of FIG. 5 are output waveform diagrams of each part of FIG.
＊도면의 주요부분에 대한 부호의 설명＊ Explanation of symbols for main parts of drawing
1 : 콘버어전스회로부 2 : 저역필터부1: Convergence circuit part 2: Low pass filter part
3 : 콘버어전스증폭부 4 : 전원전압제어부3: Convergence amplification part 4: Power supply voltage control part
본 고안은 티브이의 미스콘버어전스 보정회로에 관한 것으로, 특히 콘버어전스회로로부터 출력된 신호를 증폭하는 증폭기의 포화상태를 방지하여 화면주변부의 콘버어전스를 왜곡없이 조절할 수 있게 하는 미스컨버어전스 보정회로에 관한 것이다.The present invention relates to a TV's misconvergence correction circuit, and particularly, to prevent saturation of an amplifier that amplifies the signal output from the converging circuit, the misconvergence can be adjusted without distortion. The present invention relates to a compensation circuit.
종래 미스콘버어전스 보정회로는 첨부한 도면 제1도에 도시된 바와같이 수평동기신호(Hsync) 및 수직동기신호(Vsyvc)를 입력받아 미스콘버어전스의 보정파형을 출력하는 콘버어전스회로부(101)와, 상기 콘버어전스회로부(101)로부터 출력된 보정파형을 저역으로 필터링하는 저역필터부(102)와, 상기 저역필터부(102)로부터 출력된 신호를 소정 레벨로 증폭하여 콘버어전스코일(Convergence coil)로 출력하는 콘버어즌스증폭부(103)로 구성된다.Conventional misconvergence correction circuit is a convergence circuit unit for receiving the horizontal sync signal (Hsync) and vertical sync signal (Vsyvc) as shown in Figure 1 attached to output a correction waveform of misconvergence ( 101, a low pass filter 102 for filtering the correction waveform output from the convergence circuit unit 101 to a low pass, and amplifying a signal output from the low pass filter 102 to a predetermined level to convert a convergence transformer. Convergence amplification unit 103 that outputs to a (convergence coil).
이와같이 구성된 종래 미스콘버어전스 보정회로의 동작을 상세히 설명하면 콘버어전스회로부(101)는 수평동기신호 및 수직동기신호를 인가받아 미스콘버어전스를 보정하기 위한 보정파형을 출력하게 된다.Referring to the operation of the conventional missconvergence correction circuit configured as described above in detail, the convergence circuit unit 101 receives a horizontal synchronizing signal and a vertical synchronizing signal to output a correction waveform for correcting the misconvergence.
상기 콘버어전스회로부(101)로부터 출력된 보정파형은 저역필터부(102)에서 저역으로 필터링되고 이후 콘버어전스 증폭부(103)에서 소정레벨로 증폭된 후 도면 제3도와 같은 보정파형으로 콘버어전스 코일에 인가되어진다.The correction waveform output from the convergence circuit unit 101 is filtered low in the low pass filter unit 102 and then amplified to a predetermined level in the convergence amplifier unit 103 and then converted into a correction waveform as shown in FIG. 3. Is applied to the assist coil.
상기와 같이 콘버어전스 코일에 도면 제3도의 보정파가 흐르게 되면 상기 콘버어저스코일에는 보정자계가 형성되어 빔(Berm)전류의 경로를 보정하게 됨으로서 콘버어전스를 조절할 수 있게 된다.As described above, when the correction wave of FIG. 3 flows through the convergence coil, a correction magnetic field is formed in the converter coil to correct the path of the beam current, thereby controlling the convergence.
그러나 이와 같은 종래 미스콘버어전스 보정회로는 도면 제2도의 (다)와 같은 수평플라이백펄스 기간 중에는 수평톱니파의 경사가 급해져 콘버어전스 증폭부의 동작범위(Dynamic Range)가 줄어들어 상기 콘버어전스증폭부가 포화되므로 도면 제2도의 (라)와 같이 수평주사 시작점에 들어가서도 수직콘버어전스 전류가 증폭되지 않아 화면주변부의 콘버어전스를 제대로 조절할 수 없는 문제점이 있었다.However, such a conventional misconvergence correction circuit has a steep inclination of the horizontal sawtooth wave during the horizontal flyback pulse period as shown in FIG. 2C, thereby reducing the dynamic range of the convergence amplifier. Since the amplification unit is saturated, the vertical convergence current is not amplified even when the horizontal scanning start point is entered as shown in FIG.
따라서 본고안의 목적은 콘버어전스 증폭부의 포화상태를 방지함으로서 화면주변부의 콘버어전스를 왜곡없이 조절할 수 있도록 하는 미스콘버어전스 보정회로를 제공함에 있다.Accordingly, an object of the present invention is to provide a misconvergence correction circuit for controlling the convergence of the peripheral portion of the screen without distortion by preventing the saturation state of the convergence amplifier.
이와같은 본고안의 목적은 수평 플라이백 펄스의 펄스폭 및 위상을 조절하는 펄스조절수단과, 상기 펄스조절 수단으로부터 출력된 신호에 의해 스위칭되어 릴레이를 제어하므로서 콘버어전스 증폭기에 공급되는 전원전압을 제어하는 릴레이 제어수단을 구성함으로서 달성되는 것으로, 이하 본고안은 첨부한 도면에 의거 상세히 설명하면 다음과 같다.The purpose of this paper is to adjust the pulse width and phase of the horizontal flyback pulse, and to control the relay by switching the signal output from the pulse control means to control the power supply voltage supplied to the convergence amplifier. It is achieved by configuring a relay control means to be described below, the present invention will be described in detail based on the accompanying drawings.
제4도는 본고안 미스콘버어전스 보정회로의 블럭구성도로서, 이에 도시한 바와 같이, 수평동기신호 및 수직동기신호를 입력받아 미스콘버어전스의 보정파형을 출력하는 콘버어전스회로부(1)와, 상기 콘버어전스회로부(1)로부터 출력된 보정파형을 저역으로 필터링하는 저역필터부(2)와, 상기 저역필터부(2)로부터 출력된 신호를 소정레벨로 증폭하여 콘버어전스 코일로 출력하는 콘버어전스 증폭부(3)와, 상기 콘버어전스 증폭부(3)에 공급되는 전원전압을 제어하는 전원전압 제어부(4)로 구성된다.4 is a block diagram of a misconvergence correction circuit of the present invention. As shown in FIG. 4, a convergence circuit unit 1 that receives a horizontal synchronizing signal and a vertical synchronizing signal and outputs a correction waveform of misconvergence is shown in FIG. And a low pass filter unit 2 for filtering the correction waveform output from the convergence circuit unit 1 to the low pass, and amplifying a signal output from the low pass filter unit 2 to a predetermined level to a convergence coil. A converging amplifier 3 to output and a power supply voltage control part 4 which controls the power supply voltage supplied to the said converging amplifier 3 are comprised.
상기에서 전원전압제어부(4)는 수평플라이백펄스의 펄스폭 및 위상을 조절하는 펄스조절부(4a)와, 상기 펄스조절부(4a)로부터 출력된 신호에 의해 스위칭되어 릴레이(RYl)를 제어하는 트랜지스터(TRl), 릴레이(RYl), 다이오드(Dl)로 된 릴레이제어부(4b)로 구성된다.The power supply voltage controller 4 is switched by a pulse controller 4a for adjusting the pulse width and phase of the horizontal flyback pulse and a signal output from the pulse controller 4a to control the relay RYl. And a relay control section 4b composed of a transistor TRl, a relay RYl, and a diode Dl.
이와같이 구성된 본 고안의 작용, 효과를 첨부한 도면 제4도 내지 제5도를 참조하여 상세히 설명하면 다음과 같다.If described in detail with reference to Figures 4 to 5 attached to the operation, effects of the present invention configured as described above are as follows.
콘버어전스회로부(1)는 수평동기신호 및 수직동기신호를 입력받아 미스콘버어전스를 보정하기 위한 보정파형을 출력하게 되고, 이때 상기 콘버어전스회로부(1)로부터 출력된 보정파형은 저역필터부(2)에서 저역으로 필터링된후 콘버어전스증폭부(3)에 출력된다.The convergence circuit unit 1 receives a horizontal synchronizing signal and a vertical synchronizing signal, and outputs a correction waveform for correcting the misconvergence. The correction waveform output from the convergence circuit unit 1 is a low pass filter. The low frequency filter is performed in the unit 2 and then output to the convergence amplifier 3.
여기서 도면 제5도의 (나)와 같은 수평플라이백펄스가 발생하면 펄스 조절부(4a)는 상기 수평플라이백펄스를 인가받아 도면 제5도의 (다)와 같은 디지털 파형을 출력하게 되는데, 상기에서 펄스조절부(4a)의 출력신호가 하이레벨이면 릴레이제어부(4b)의 트랜지스터(TR1)의 베이스에는 하이전 위가 인가되어 트랜지스터(TR1)가 턴온되고, 상기 트랜지스터(TR1)가 턴온되면 릴레이코일(COIL)에는 자장이 형성되어 릴레이스위치(SW)를 온으로 스위칭시켜 상기 콘버어전스증폭부(3)에는 도면 제5도 (라)의 하이전위전원전압이 공급되어진다.When the horizontal flyback pulse as shown in (b) of FIG. 5 is generated, the pulse controller 4a receives the horizontal flyback pulse and outputs a digital waveform as shown in (c) of FIG. When the output signal of the pulse controller 4a is at a high level, a high potential is applied to the base of the transistor TR1 of the relay controller 4b so that the transistor TR1 is turned on. When the transistor TR1 is turned on, the relay coil is turned on. A magnetic field is formed in the COIL, and the relay switch SW is switched ON so that the high-voltage power supply voltage of FIG. 5D is supplied to the conversion amplifier 3.
이로서 상기 콘버어전스 증폭부(3)의 동작범위는 증가하게 되어 콘버어전스 증폭부(3)가 포화되는 것을 방지하게 된다.This increases the operating range of the convergence amplifier 3 to prevent the convergence amplifier 3 from saturating.
아울러 상기 펄스조절부(4a)의 출력신호가 로우레벨이면 릴레이제어부(4b)의 트랜지스터(TR1)의 베이스에는 로우전위가 인가되어 트랜지스터(TR1)가 턴오프되고, 상기 트랜지스터(TR1)가 턴오프되면 릴레이(RY1)는 오프로 스위칭되어 상기 콘버어전스증폭부(3)에는 도면 제5도 (라)의 로우전위 전원전압이 공급되어진다.When the output signal of the pulse controller 4a is at a low level, a low potential is applied to the base of the transistor TR1 of the relay controller 4b to turn off the transistor TR1 and turn off the transistor TR1. When the relay RY1 is switched off, the low-voltage power supply voltage shown in FIG. 5 (d) is supplied to the conversion amplifier 3.
이상에서 상세히 설명한 바와같이 본 고안은 수평플라이백펄스 주기동안 콘버어전스 증폭부에 공급되는 전원전압을 달리함으로서 상기 콘버어전스 증폭부가 포화되는 것을 방지하여 화면주변부의 콘버어전스를 왜곡없이 조절할 수 있는 효과가 있다.As described in detail above, the present invention prevents the convergence amplifier from saturating by varying the power supply voltage supplied to the convergence amplifier during the horizontal flyback pulse period, thereby controlling the convergence of the peripheral portion of the screen without distortion. It has an effect.
Claims (2)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR92024985U KR0116661Y1 (en) | 1992-12-10 | 1992-12-10 | A circuit for correcting mis-convergence |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR92024985U KR0116661Y1 (en) | 1992-12-10 | 1992-12-10 | A circuit for correcting mis-convergence |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| KR940018383U KR940018383U (en) | 1994-07-30 |
| KR0116661Y1 true KR0116661Y1 (en) | 1998-04-23 |
Family
ID=19346174
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR92024985U KR0116661Y1 (en) | 1992-12-10 | 1992-12-10 | A circuit for correcting mis-convergence |
Country Status (1)
| Country | Link |
|---|---|
| KR (1) | KR0116661Y1 (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100416547B1 (en) * | 2001-09-10 | 2004-02-05 | 삼성전자주식회사 | Method and apparatus for automatic convergence controlling in a projection television |
-
1992
- 1992-12-10 KR KR92024985U patent/KR0116661Y1/en not_active IP Right Cessation
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100416547B1 (en) * | 2001-09-10 | 2004-02-05 | 삼성전자주식회사 | Method and apparatus for automatic convergence controlling in a projection television |
Also Published As
| Publication number | Publication date |
|---|---|
| KR940018383U (en) | 1994-07-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4184104A (en) | Scan compensation circuit for a television receiver | |
| JPH06189154A (en) | Deflection waveform correction circuit | |
| US5399945A (en) | Raster distortion correction circuit | |
| US4965496A (en) | Protection arrangement of a deflection circuit | |
| KR0116661Y1 (en) | A circuit for correcting mis-convergence | |
| KR100190165B1 (en) | Broad-band high-voltage regulation circuit | |
| CA1279724C (en) | Vertical deflection circuit | |
| KR0137274B1 (en) | Vertical deflection circuit with service mode operation | |
| EP0332089B1 (en) | Protection arrangement of a deflection circuit | |
| JPH0795432A (en) | Changeover-mode vertical deflection device | |
| KR960016842B1 (en) | Focus control circuit | |
| KR950002321B1 (en) | Grid voltage control circuit for monitor | |
| KR950009659B1 (en) | Honizontal driving circuit for transfert aspect ritio | |
| KR200145472Y1 (en) | Circuit for muting dynamic focus signal in case of changing mode in a monitor | |
| JPH10108034A (en) | Horizontal deflection circuit | |
| JPH0516772Y2 (en) | ||
| JPH0516771Y2 (en) | ||
| KR200142871Y1 (en) | The side pincushion deflecting correction apparatus of crt | |
| KR910003650Y1 (en) | Automatic control circuit for horizontal deflection frequency | |
| KR930007130Y1 (en) | Horizontal drive circuit for monitor | |
| KR200143628Y1 (en) | Horizontal size correction circuit of image displayer | |
| JPH0546377Y2 (en) | ||
| JP3858815B2 (en) | Cathode ray tube equipment | |
| KR20010014054A (en) | Horizontal deflection circuit | |
| KR100270973B1 (en) | A wide range raster control circuit in a display device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A201 | Request for examination | ||
| E701 | Decision to grant or registration of patent right | ||
| REGI | Registration of establishment | ||
| FPAY | Annual fee payment |
Payment date: 20001228 Year of fee payment: 4 |
|
| LAPS | Lapse due to unpaid annual fee |