JPWO2024058042A5 - - Google Patents
Download PDFInfo
- Publication number
- JPWO2024058042A5 JPWO2024058042A5 JP2024546905A JP2024546905A JPWO2024058042A5 JP WO2024058042 A5 JPWO2024058042 A5 JP WO2024058042A5 JP 2024546905 A JP2024546905 A JP 2024546905A JP 2024546905 A JP2024546905 A JP 2024546905A JP WO2024058042 A5 JPWO2024058042 A5 JP WO2024058042A5
- Authority
- JP
- Japan
- Prior art keywords
- bytes
- allocated
- specific area
- vendor specific
- vendor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2022148119 | 2022-09-16 | ||
| PCT/JP2023/032655 WO2024058042A1 (ja) | 2022-09-16 | 2023-09-07 | 記録装置、不揮発性記憶装置、及び記録方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPWO2024058042A1 JPWO2024058042A1 (https=) | 2024-03-21 |
| JPWO2024058042A5 true JPWO2024058042A5 (https=) | 2025-05-23 |
Family
ID=90274813
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2024546905A Pending JPWO2024058042A1 (https=) | 2022-09-16 | 2023-09-07 |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US20250208794A1 (https=) |
| JP (1) | JPWO2024058042A1 (https=) |
| CN (1) | CN119895403A (https=) |
| WO (1) | WO2024058042A1 (https=) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US12608312B2 (en) * | 2024-03-13 | 2026-04-21 | Genesys Logic, Inc. | Data access control method of memory card and computer system |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8661186B2 (en) * | 2006-07-26 | 2014-02-25 | Panasonic Corporation | Nonvolatile memory device, access device, and nonvolatile memory system |
| JP2010079372A (ja) * | 2008-09-24 | 2010-04-08 | Toshiba Corp | 記憶装置、バステスト方法、及びデータ転送モード切替方法 |
| US11347420B2 (en) * | 2020-06-08 | 2022-05-31 | Western Digital Technologies, Inc. | Attribute mapping in multiprotocol devices |
| JP7611715B2 (ja) * | 2021-01-22 | 2025-01-10 | キヤノン株式会社 | 電子機器、撮像装置およびそれらの制御方法 |
-
2023
- 2023-09-07 WO PCT/JP2023/032655 patent/WO2024058042A1/ja not_active Ceased
- 2023-09-07 CN CN202380065993.8A patent/CN119895403A/zh active Pending
- 2023-09-07 JP JP2024546905A patent/JPWO2024058042A1/ja active Pending
-
2025
- 2025-03-12 US US19/077,788 patent/US20250208794A1/en active Pending