JPWO2023188736A5 - - Google Patents
Download PDFInfo
- Publication number
- JPWO2023188736A5 JPWO2023188736A5 JP2024503809A JP2024503809A JPWO2023188736A5 JP WO2023188736 A5 JPWO2023188736 A5 JP WO2023188736A5 JP 2024503809 A JP2024503809 A JP 2024503809A JP 2024503809 A JP2024503809 A JP 2024503809A JP WO2023188736 A5 JPWO2023188736 A5 JP WO2023188736A5
- Authority
- JP
- Japan
- Prior art keywords
- bypass capacitors
- power supply
- bypass
- board
- effectiveness
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000003990 capacitor Substances 0.000 claims description 240
- 239000004065 semiconductor Substances 0.000 claims description 70
- 238000013461 design Methods 0.000 claims description 43
- 238000011156 evaluation Methods 0.000 claims description 24
- 239000000758 substrate Substances 0.000 claims 26
- 238000009499 grossing Methods 0.000 claims 24
- 238000012217 deletion Methods 0.000 claims 23
- 230000037430 deletion Effects 0.000 claims 23
- 238000000034 method Methods 0.000 claims 22
- 239000000284 extract Substances 0.000 claims 8
- 238000000605 extraction Methods 0.000 claims 4
- 238000011835 investigation Methods 0.000 claims 3
- 230000001747 exhibiting effect Effects 0.000 claims 2
- 238000010187 selection method Methods 0.000 claims 2
- 230000003247 decreasing effect Effects 0.000 claims 1
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JPPCT/JP2022/015752 | 2022-03-30 | ||
| PCT/JP2022/015752 WO2023188051A1 (ja) | 2022-03-30 | 2022-03-30 | プリント基板の設計支援システム、設計支援方法、プログラム、及び記録媒体 |
| PCT/JP2023/001991 WO2023188736A1 (ja) | 2022-03-30 | 2023-01-24 | プリント基板の設計支援システム、設計支援方法、プログラム、及び記録媒体 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JPWO2023188736A1 JPWO2023188736A1 (https=) | 2023-10-05 |
| JPWO2023188736A5 true JPWO2023188736A5 (https=) | 2024-03-26 |
| JP7459412B2 JP7459412B2 (ja) | 2024-04-01 |
Family
ID=88200270
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2024503809A Active JP7459412B2 (ja) | 2022-03-30 | 2023-01-24 | プリント基板の設計支援システム、設計支援方法、プログラム、及び記録媒体 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US20240403538A1 (https=) |
| JP (1) | JP7459412B2 (https=) |
| CN (1) | CN118946891A (https=) |
| DE (1) | DE112023000671T5 (https=) |
| WO (2) | WO2023188051A1 (https=) |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2004199352A (ja) * | 2002-12-18 | 2004-07-15 | Matsushita Electric Ind Co Ltd | 低ｅｍｃ回路図設計ｃａｄ |
| JP4682873B2 (ja) * | 2006-03-01 | 2011-05-11 | パナソニック株式会社 | バイパスコンデンサのチェック方法およびそのチェック装置 |
| JP4575326B2 (ja) * | 2006-05-01 | 2010-11-04 | シャープ株式会社 | 基板レイアウトチェックシステムおよび方法 |
| JP2008158694A (ja) * | 2006-12-21 | 2008-07-10 | Sharp Corp | バイパスコンデンサチェックシステム、方法および電子機器 |
| JP6433159B2 (ja) | 2014-05-30 | 2018-12-05 | キヤノン株式会社 | 情報処理装置、方法及びプログラム |
-
2022
- 2022-03-30 WO PCT/JP2022/015752 patent/WO2023188051A1/ja not_active Ceased
-
2023
- 2023-01-24 JP JP2024503809A patent/JP7459412B2/ja active Active
- 2023-01-24 WO PCT/JP2023/001991 patent/WO2023188736A1/ja not_active Ceased
- 2023-01-24 CN CN202380030518.7A patent/CN118946891A/zh active Pending
- 2023-01-24 DE DE112023000671.7T patent/DE112023000671T5/de not_active Withdrawn
-
2024
- 2024-08-16 US US18/806,963 patent/US20240403538A1/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7308669B2 (en) | Use of redundant routes to increase the yield and reliability of a VLSI layout | |
| US6854100B1 (en) | Methodology to characterize metal sheet resistance of copper damascene process | |
| US10169506B2 (en) | Circuit design method and system | |
| JP5208404B2 (ja) | 集積回路経路指定実施方法およびプログラム | |
| US8302051B2 (en) | System and method for extracting parasitic elements | |
| JP2013084166A5 (https=) | ||
| US9404953B2 (en) | Structures and methods for monitoring dielectric reliability with through-silicon vias | |
| US7412683B2 (en) | Printed wiring board design method, program therefor, recording medium storing the program recorded therein, printed wiring board design device using them and CAD system | |
| US20120192140A1 (en) | Support apparatus and information processing method thereof | |
| JPWO2023188736A5 (https=) | ||
| CN102591516B (zh) | 显示装置及其控制方法以及电子装置 | |
| CN120123802A (zh) | 地震事件时空密度峰值聚类方法、装置、介质及电子设备 | |
| US20140052398A1 (en) | Multipoint locating method and device on touch screen with single conducting layer | |
| US20120323526A1 (en) | Polishing estimation/evaluation device, overpolishing condition calculation device, and computer-readable non-transitory medium thereof | |
| WO2010056700A2 (en) | Method to automatically add power line in channel between macros | |
| US9317648B2 (en) | Circuit board design and correction method determining a difference between groupings of layers | |
| CN114925637A (zh) | 高速信号链路损耗评估方法、系统、终端及存储介质 | |
| CN119558260A (zh) | FinFET工艺的布线轨道网格生成方法及相关设备 | |
| US7356790B2 (en) | Device, method and program for estimating the number of layers BGA component mounting substrate | |
| CN104657014B (zh) | 输入装置及其信息输入方法 | |
| CN113709840B (zh) | 一种路由事件的检测方法和系统 | |
| US11189578B2 (en) | Electronic chip | |
| JP2000331043A (ja) | 回路シミュレーション装置、方法及び記録媒体 | |
| US20240403538A1 (en) | Print board design assistance system, design assistance method, and recording medium | |
| US11029779B2 (en) | Capacitive sensor and input device |