JPWO2022004837A1 - - Google Patents

Info

Publication number
JPWO2022004837A1
JPWO2022004837A1 JP2022534108A JP2022534108A JPWO2022004837A1 JP WO2022004837 A1 JPWO2022004837 A1 JP WO2022004837A1 JP 2022534108 A JP2022534108 A JP 2022534108A JP 2022534108 A JP2022534108 A JP 2022534108A JP WO2022004837 A1 JPWO2022004837 A1 JP WO2022004837A1
Authority
JP
Japan
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2022534108A
Other versions
JP7420251B2 (ja
JPWO2022004837A5 (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Publication of JPWO2022004837A1 publication Critical patent/JPWO2022004837A1/ja
Publication of JPWO2022004837A5 publication Critical patent/JPWO2022004837A5/ja
Application granted granted Critical
Publication of JP7420251B2 publication Critical patent/JP7420251B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Software Systems (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP2022534108A 2020-07-03 2021-07-01 情報処理装置、情報処理方法及び情報処理プログラム Active JP7420251B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2020115307 2020-07-03
JP2020115307 2020-07-03
PCT/JP2021/024911 WO2022004837A1 (ja) 2020-07-03 2021-07-01 情報処理装置、情報処理方法及び情報処理プログラムの記録媒体

Publications (3)

Publication Number Publication Date
JPWO2022004837A1 true JPWO2022004837A1 (ja) 2022-01-06
JPWO2022004837A5 JPWO2022004837A5 (ja) 2023-03-10
JP7420251B2 JP7420251B2 (ja) 2024-01-23

Family

ID=79316293

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2022534108A Active JP7420251B2 (ja) 2020-07-03 2021-07-01 情報処理装置、情報処理方法及び情報処理プログラム

Country Status (2)

Country Link
JP (1) JP7420251B2 (ja)
WO (1) WO2022004837A1 (ja)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6437654A (en) * 1987-08-03 1989-02-08 Nec Corp Inter-processor communication memory
JP2010211506A (ja) * 2009-03-10 2010-09-24 Nec Corp 不均一メモリアクセス機構を備えるコンピュータ、コントローラ、及びデータ移動方法

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10268284B2 (en) 2015-07-29 2019-04-23 Maxell, Ltd. Image display system

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6437654A (en) * 1987-08-03 1989-02-08 Nec Corp Inter-processor communication memory
JP2010211506A (ja) * 2009-03-10 2010-09-24 Nec Corp 不均一メモリアクセス機構を備えるコンピュータ、コントローラ、及びデータ移動方法

Also Published As

Publication number Publication date
JP7420251B2 (ja) 2024-01-23
WO2022004837A1 (ja) 2022-01-06

Similar Documents

Publication Publication Date Title
BR112023005462A2 (ja)
BR112023012656A2 (ja)
BR112021014123A2 (ja)
BR112022009896A2 (ja)
BR112023009656A2 (ja)
BR112022024743A2 (ja)
BR112023006729A2 (ja)
BR102021018859A2 (ja)
BR102021015500A2 (ja)
BR102021007058A2 (ja)
BR112023008622A2 (ja)
BR102020022030A2 (ja)
BR112023011738A2 (ja)
BR112023016292A2 (ja)
BR112023004146A2 (ja)
BR112023011610A2 (ja)
BR112023011539A2 (ja)
BR112023008976A2 (ja)
BR102021020147A2 (ja)
BR102021018926A2 (ja)
BR102021018167A2 (ja)
BR102021017576A2 (ja)
BR102021016837A2 (ja)
BR102021016551A2 (ja)
BR102021016375A2 (ja)

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20221228

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20221228

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20231212

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20231225

R151 Written notification of patent or utility model registration

Ref document number: 7420251

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R151