JPWO2021011240A5 - - Google Patents

Download PDF

Info

Publication number
JPWO2021011240A5
JPWO2021011240A5 JP2022502571A JP2022502571A JPWO2021011240A5 JP WO2021011240 A5 JPWO2021011240 A5 JP WO2021011240A5 JP 2022502571 A JP2022502571 A JP 2022502571A JP 2022502571 A JP2022502571 A JP 2022502571A JP WO2021011240 A5 JPWO2021011240 A5 JP WO2021011240A5
Authority
JP
Japan
Prior art keywords
interconnect
logic
programmable
rows
fpga
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2022502571A
Other languages
English (en)
Japanese (ja)
Other versions
JP2022541220A (ja
Publication date
Priority claimed from US16/513,218 external-priority patent/US11196715B2/en
Application filed filed Critical
Publication of JP2022541220A publication Critical patent/JP2022541220A/ja
Publication of JPWO2021011240A5 publication Critical patent/JPWO2021011240A5/ja
Pending legal-status Critical Current

Links

JP2022502571A 2019-07-16 2020-07-07 スライス集約型暗号システムおよび方法 Pending JP2022541220A (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US16/513,218 2019-07-16
US16/513,218 US11196715B2 (en) 2019-07-16 2019-07-16 Slice-aggregated cryptographic system and method
PCT/US2020/041061 WO2021011240A1 (en) 2019-07-16 2020-07-07 Slice-aggregated cryptographic system and method

Publications (2)

Publication Number Publication Date
JP2022541220A JP2022541220A (ja) 2022-09-22
JPWO2021011240A5 true JPWO2021011240A5 (de) 2023-06-27

Family

ID=71944298

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2022502571A Pending JP2022541220A (ja) 2019-07-16 2020-07-07 スライス集約型暗号システムおよび方法

Country Status (6)

Country Link
US (1) US11196715B2 (de)
EP (1) EP3999991A1 (de)
JP (1) JP2022541220A (de)
KR (1) KR20220035132A (de)
CN (1) CN114128210A (de)
WO (1) WO2021011240A1 (de)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113965775A (zh) * 2021-10-22 2022-01-21 武汉博晟安全技术股份有限公司 基于切片和智能cdn加速的多媒体视频安全播放方法
CN117749480A (zh) * 2023-12-19 2024-03-22 无锡众星微系统技术有限公司 一种基于MACSec的多通道数据安全传输方法和装置

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7996670B1 (en) * 1999-07-08 2011-08-09 Broadcom Corporation Classification engine in a cryptography acceleration chip
US7142671B2 (en) * 2000-12-13 2006-11-28 Broadcom Corporation Methods and apparatus for implementing a cryptography engine
AU2003257146A1 (en) * 2002-08-02 2004-02-23 Nms Communications Methods and apparatus for network signal aggregation and bandwidth reduction
US8010801B2 (en) * 2006-11-30 2011-08-30 Broadcom Corporation Multi-data rate security architecture for network security
US8027474B2 (en) * 2007-04-05 2011-09-27 Industrial Technology Research Institute Method and system for secure data aggregation in wireless sensor networks
KR100903132B1 (ko) 2007-12-11 2009-06-16 한국전자통신연구원 병렬 수신 장치 및 방법
US8595479B2 (en) 2009-02-25 2013-11-26 Cisco Technology, Inc. Aggregation of cryptography engines
US8631244B1 (en) * 2011-08-11 2014-01-14 Rockwell Collins, Inc. System and method for preventing computer malware from exfiltrating data from a user computer in a network via the internet
US9059853B1 (en) * 2012-02-22 2015-06-16 Rockwell Collins, Inc. System and method for preventing a computing device from obtaining unauthorized access to a secure network or trusted computing environment
EP2839384B1 (de) * 2012-04-18 2018-10-24 Acme Packet, Inc. Redundanz für echtzeitkommunikation
US10230698B2 (en) * 2013-03-08 2019-03-12 Hewlett Packard Enterprise Development Lp Routing a data packet to a shared security engine
US9356866B1 (en) * 2014-01-10 2016-05-31 Juniper Networks, Inc. Receive packet steering for virtual networks
US10616108B2 (en) * 2014-07-29 2020-04-07 Avago Technologies International Sales Pte. Limited Scalable MAC address virtualization
DE102015210734B4 (de) * 2014-10-31 2021-03-04 Hewlett Packard Enterprise Development Lp Verwaltung kryptographischer schlüssel
US10439929B2 (en) * 2015-07-31 2019-10-08 Avago Technologies International Sales Pte. Limited Graceful recovery of a multicast-enabled switch
US10742405B2 (en) * 2016-12-16 2020-08-11 The Boeing Company Method and system for generation of cipher round keys by bit-mixers
US10375034B2 (en) * 2017-01-30 2019-08-06 Salesforce.Com, Inc. Secured transfer of data between datacenters

Similar Documents

Publication Publication Date Title
US11632606B2 (en) Data center network having optical permutors
CN102549998B (zh) 密码引擎的聚集
US9756154B1 (en) High throughput packet state processing
EP3857424B1 (de) Verschlüsselungssystem
EP2661834B1 (de) Entwurf einer hash-funktion mit begrenzten ressourcen und gutem allgemeinem zweck
US10042806B2 (en) System-level interconnect ring for a programmable integrated circuit
USRE49163E1 (en) Active-by-active programmable device
JP2022541220A (ja) スライス集約型暗号システムおよび方法
Sepúlveda et al. Dynamic NoC buffer allocation for MPSoC timing side channel attack protection
JPWO2021011240A5 (de)
Philip et al. Implementation analysis of rectangle cipher and its variant
WO2023169532A1 (zh) 图像加密方法、图像解密方法、图像处理装置及存储介质
Zhao et al. High throughput implementation of SMS4 on FPGA
US11895233B2 (en) Quantum key distribution enabled intra-datacenter network
Nadjia et al. Efficient implementation of AES S-box in LUT-6 FPGAs
KR102663824B1 (ko) 액티브-바이-액티브 프로그래밍가능 디바이스
JP3887622B2 (ja) データ処理装置
Matsutani et al. Non-minimal routing strategy for application-specific networks-on-chips
Junias et al. Implementation of efficient mix column transformation for aes encryption
Saikia et al. Combinatorial group based approach for key pre-distribution scheme in wireless sensor network
Dananjayan et al. Low Latency NoC Switch using Modified Distributed Round Robin Arbiter.
US9954532B2 (en) Integrated circuit and electronic device
TWI655549B (zh) 分散式運算系統
US20160344391A1 (en) Carry-skip one-bit full adder and fpga device
Arun Packet switched network on chip (noc) using round robin arbiter based aes encryption and decryption algorithm