JPWO2021009325A5 - - Google Patents
Download PDFInfo
- Publication number
- JPWO2021009325A5 JPWO2021009325A5 JP2022502585A JP2022502585A JPWO2021009325A5 JP WO2021009325 A5 JPWO2021009325 A5 JP WO2021009325A5 JP 2022502585 A JP2022502585 A JP 2022502585A JP 2022502585 A JP2022502585 A JP 2022502585A JP WO2021009325 A5 JPWO2021009325 A5 JP WO2021009325A5
- Authority
- JP
- Japan
- Prior art keywords
- optoelectronic device
- nanowires
- nanopyramids
- graphene layer
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Claims (29)
前記構造体は、
サファイア、Si、Ga 2 O 3 、またはIII-V族半導体の基板上に直接担持された厚みが最大20nmのグラフェン層を備え、
前記グラフェン層を貫通する複数の孔が存在し、
複数のナノワイヤまたはナノピラミッドが前記孔内で前記基板から成長し、前記ナノワイヤまたはナノピラミッドが少なくとも1つの半導電性III-V族化合物を含み、
前記ナノワイヤまたはナノピラミッドが、前記グラフェン内の前記孔を通って前記基板とエピタキシャル関係にあり、
前記グラフェン層が、前記ナノワイヤまたはナノピラミッドの少なくとも一部と電気的に接触しており、
前記グラフェン層が、透明電極であり、
前記光電子デバイスが、太陽電池、光検出器、LEDまたはレーザである
光電子デバイス。 An optoelectronic device comprising a structure,
The structure is
comprising a graphene layer up to 20 nm thick deposited directly on a substrate of sapphire, Si, Ga 2 O 3 or a III-V semiconductor;
There are a plurality of holes penetrating the graphene layer,
a plurality of nanowires or nanopyramids growing from said substrate within said pores, said nanowires or nanopyramids comprising at least one semiconducting group III-V compound;
the nanowires or nanopyramids are in epitaxial relationship with the substrate through the holes in the graphene;
the graphene layer is in electrical contact with at least a portion of the nanowires or nanopyramids;
The graphene layer is a transparent electrode,
the optoelectronic device is a solar cell, photodetector, LED or laser
optoelectronic device .
前記構造体は、
サファイア、Si、SiC、Ga2O3、またはIII-V族半導体の基板と、
前記基板の上面に直接配置されたIII-V族半導体中間層と、
前記中間層の上面に直接設けられた厚みが最大20nmのグラフェン層と、を備え、
前記グラフェン層を貫通する複数の孔が存在し、
複数のナノワイヤまたはナノピラミッドが前記孔内で前記中間層から成長し、前記ナノワイヤまたはナノピラミッドが少なくとも1つの半導電性III-V族化合物を含み、
前記ナノワイヤまたはナノピラミッドが、前記グラフェン内の前記孔を通って前記中間層とエピタキシャル関係にあり、
前記グラフェン層が、前記ナノワイヤまたはナノピラミッドの少なくとも一部と電気的に接触しており、
前記グラフェン層が、透明電極であり、
前記光電子デバイスが、太陽電池、光検出器、LEDまたはレーザである
光電子デバイス。 An optoelectronic device comprising a structure,
The structure is
a substrate of sapphire, Si, SiC , Ga2O3 , or a III-V semiconductor;
a III-V semiconductor intermediate layer disposed directly on the top surface of the substrate;
a graphene layer with a maximum thickness of 20 nm provided directly on the upper surface of the intermediate layer;
There are a plurality of holes penetrating the graphene layer,
a plurality of nanowires or nanopyramids growing from said intermediate layer within said pores, said nanowires or nanopyramids comprising at least one semiconducting group III-V compound;
the nanowires or nanopyramids are in epitaxial relationship with the intermediate layer through the holes in the graphene;
the graphene layer is in electrical contact with at least a portion of the nanowires or nanopyramids;
The graphene layer is a transparent electrode,
the optoelectronic device is a solar cell, photodetector, LED or laser
optoelectronic device .
前記グラフェン層および前記マスキング層を貫通して前記基板に達する複数の孔が存在し、
複数のナノワイヤまたはナノピラミッドが前記孔内で前記基板上に存在する、請求項1に記載の光電子デバイス。 further comprising an oxide, nitride, or fluoride masking layer directly on top of the graphene layer;
a plurality of holes extending through the graphene layer and the masking layer to the substrate;
2. The optoelectronic device of claim 1 , wherein a plurality of nanowires or nanopyramids are present on the substrate within the pores.
前記方法が、
(I)厚みが最大20nmのグラフェン層が、サファイア、Si、Ga 2 O 3 、またはIII-V族半導体の基板上に直接担持されている構造体を得ることと、
(II)前記グラフェン層を貫通する複数の孔をエッチングすることと、
(III)少なくとも1つの半導電性III-V族化合物を含む複数のナノワイヤまたはナノピラミッドを、前記孔内で前記基板からエピタキシャル成長させることと、
を含み、
前記グラフェン層が、前記ナノワイヤまたはナノピラミッドの少なくとも一部と電気的に接触している、
方法。 A method of manufacturing an optoelectronic device according to claim 1, comprising:
said method comprising:
(I) obtaining a structure in which a graphene layer with a thickness of up to 20 nm is supported directly on a substrate of sapphire , Si, Ga 2 O 3 or III-V semiconductor;
(II) etching a plurality of holes through the graphene layer;
(III) epitaxially growing a plurality of nanowires or nanopyramids comprising at least one semiconducting III-V compound from said substrate within said holes;
including
the graphene layer is in electrical contact with at least a portion of the nanowires or nanopyramids;
Method.
前記方法が、said method comprising:
(I)厚みが最大20nmのグラフェン層がIII-V族中間層上に直接担持され、前記中間層がサファイア、Si、SiC、Ga (I) A graphene layer with a thickness of up to 20 nm is directly supported on a III-V intermediate layer, said intermediate layer being sapphire, Si, SiC, Ga 22 OO. 33 、またはIII-V族半導体の基板上に直接担持されている構造体を得ることと、, or obtaining a structure supported directly on a substrate of a III-V semiconductor;
(II)前記グラフェン層を貫通する複数の孔をエッチングすることと、 (II) etching a plurality of holes through the graphene layer;
(III)少なくとも1つの半導電性III-V族化合物を含む複数のナノワイヤまたはナノピラミッドを、前記孔内で前記中間層からエピタキシャル成長させることと、 (III) epitaxially growing a plurality of nanowires or nanopyramids comprising at least one semiconducting III-V compound from said intermediate layer within said pores;
を含み、including
前記グラフェン層が、前記ナノワイヤまたはナノピラミッドの少なくとも一部と電気的に接触しており、 the graphene layer is in electrical contact with at least a portion of the nanowires or nanopyramids;
前記グラフェン層が、透明電極である the graphene layer is a transparent electrode
方法。Method.
前記方法が、
(I)サファイア、Si、Ga 2 O 3 、またはIII-V族半導体の基板上に担持される厚みが最大20nmのグラフェン層を設けることと、
(II)酸化物、窒化物、またはフッ化物のマスキング層を前記グラフェン層上に堆積させることと、
(III)前記マスキング層および前記グラフェン層に、これらを貫通して前記基板に達する複数の孔を導入することと、
(IV)複数の半導電性III-V族ナノワイヤまたはナノピラミッドを前記孔内においてエピタキシャル成長させることと、
を含み、
前記グラフェン層が、前記ナノワイヤまたはナノピラミッドの少なくとも一部と電気的に接触しており、
前記グラフェン層が、透明電極である、方法。 A method of manufacturing an optoelectronic device according to claim 8, 10, 11 or 18, comprising:
said method comprising:
(I) providing a graphene layer up to 20 nm thick supported on a substrate of sapphire, Si, Ga 2 O 3 or III-V semiconductor;
(II) depositing an oxide, nitride, or fluoride masking layer over the graphene layer;
(III) introducing a plurality of holes through the masking layer and the graphene layer to reach the substrate;
(IV) epitaxially growing a plurality of semiconducting III-V nanowires or nanopyramids within said holes;
including
the graphene layer is in electrical contact with at least a portion of the nanowires or nanopyramids;
The method , wherein the graphene layer is a transparent electrode .
前記構造体は、The structure is
サファイア、Si、Ga Sapphire, Si, Ga 22 OO. 33 、またはIII-V族半導体の基板上に直接担持された厚みが最大20nmのグラフェン層であって、前記グラフェン層を貫通する複数の孔が存在するグラフェン層と、or a graphene layer with a thickness of up to 20 nm supported directly on a III-V semiconductor substrate, wherein there are a plurality of holes penetrating said graphene layer;
前記孔中で前記基板上に成長した、複数の合体したナノワイヤまたはナノピラミッドから形成された非平面的な合体構造であって、前記ナノワイヤまたはナノピラミッドは少なくとも1つの半導電性III-V族化合物を含む非平面的な合体構造を備え、 a non-planar coalesced structure formed from a plurality of coalesced nanowires or nanopyramids grown on said substrate in said pores, said nanowires or nanopyramids comprising at least one semiconducting group III-V compound with a non-planar coalescence structure including
前記ナノワイヤまたはナノピラミッドが、前記グラフェン内の前記孔を通って前記基板とエピタキシャル関係にあり、 the nanowires or nanopyramids are in epitaxial relationship with the substrate through the holes in the graphene;
前記グラフェン層が、前記ナノワイヤまたはナノピラミッドの少なくとも一部と電気的に接触しており、 the graphene layer is in electrical contact with at least a portion of the nanowires or nanopyramids;
前記グラフェン層が、透明電極であり、 The graphene layer is a transparent electrode,
前記光電子デバイスが、太陽電池、光検出器、LEDまたはレーザである the optoelectronic device is a solar cell, photodetector, LED or laser
光電子デバイス。optoelectronic device.
前記構造体は、The structure is
サファイア、Si、SiC、Ga Sapphire, Si, SiC, Ga 22 OO. 33 、またはIII-V族半導体の基板と、, or a substrate of a III-V semiconductor;
前記基板の上面に直接配置されたIII-V族半導体中間層と、 a III-V semiconductor intermediate layer disposed directly on the top surface of the substrate;
前記中間層の上面に直接設けられた厚みが最大20nmのグラフェン層であって、前記グラフェン層を貫通する複数の孔が存在するグラフェン層と、 a graphene layer with a maximum thickness of 20 nm provided directly on the upper surface of the intermediate layer, the graphene layer having a plurality of holes penetrating the graphene layer;
前記孔中で前記中間層上に成長した、複数の合体したナノワイヤまたはナノピラミッドから形成された非平面的な合体構造であって、前記ナノワイヤまたはナノピラミッドは少なくとも1つの半導電性III-V族化合物を含む非平面的な合体構造を備え、 a non-planar coalesced structure formed from a plurality of coalesced nanowires or nanopyramids grown on said intermediate layer in said pores, said nanowires or nanopyramids being at least one semiconducting group III-V with a non-planar coalesced structure containing compounds,
前記ナノワイヤまたはナノピラミッドが、前記グラフェン内の前記孔を通って前記中間層とエピタキシャル関係にあり、 the nanowires or nanopyramids are in epitaxial relationship with the intermediate layer through the holes in the graphene;
前記グラフェン層が、前記ナノワイヤまたはナノピラミッドの少なくとも一部と電気的に接触しており、 the graphene layer is in electrical contact with at least a portion of the nanowires or nanopyramids;
前記グラフェン層が、透明電極であり、 The graphene layer is a transparent electrode,
前記光電子デバイスが、太陽電池、光検出器、LEDまたはレーザである the optoelectronic device is a solar cell, photodetector, LED or laser
光電子デバイス。optoelectronic device.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GBGB1910170.8A GB201910170D0 (en) | 2019-07-16 | 2019-07-16 | Nanowire device |
GB1910170.8 | 2019-07-16 | ||
PCT/EP2020/070228 WO2021009325A1 (en) | 2019-07-16 | 2020-07-16 | Nanowire device |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2022541490A JP2022541490A (en) | 2022-09-26 |
JPWO2021009325A5 true JPWO2021009325A5 (en) | 2023-07-12 |
Family
ID=67700197
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2022502585A Pending JP2022541490A (en) | 2019-07-16 | 2020-07-16 | nanowire device |
Country Status (9)
Country | Link |
---|---|
US (1) | US20220262978A1 (en) |
EP (1) | EP4000089A1 (en) |
JP (1) | JP2022541490A (en) |
KR (1) | KR20220068218A (en) |
CN (1) | CN114207778A (en) |
CA (1) | CA3147488A1 (en) |
GB (1) | GB201910170D0 (en) |
TW (1) | TW202116664A (en) |
WO (1) | WO2021009325A1 (en) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111682061B (en) * | 2020-05-18 | 2021-12-31 | 华为技术有限公司 | Nitride epitaxial wafer, preparation method thereof and semiconductor device |
KR20220108843A (en) * | 2021-01-27 | 2022-08-04 | 삼성디스플레이 주식회사 | Light-emitting element, Light-emitting element unit including the same, and display device |
KR20230114631A (en) * | 2022-01-25 | 2023-08-01 | 삼성전자주식회사 | Nano rod light emitting diode, display apparatus and method of manufacturing the same |
GB202212397D0 (en) * | 2022-08-25 | 2022-10-12 | Crayonano As | Nanowire device with mask layer |
GB202212395D0 (en) | 2022-08-25 | 2022-10-12 | Crayonano As | Nanostructure/Microstructure device |
CN116463627B (en) * | 2023-04-18 | 2024-03-15 | 陕西科技大学 | Indium phosphide nanowire and preparation method thereof |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB201021112D0 (en) | 2010-12-13 | 2011-01-26 | Ntnu Technology Transfer As | Nanowires |
KR20120083084A (en) * | 2011-01-17 | 2012-07-25 | 삼성엘이디 주식회사 | Nano lod light emitting device and method of manufacturing the same |
GB201200355D0 (en) | 2012-01-10 | 2012-02-22 | Norwegian Univ Sci & Tech Ntnu | Nanowires |
KR102075986B1 (en) * | 2014-02-03 | 2020-02-11 | 삼성전자주식회사 | Emiconductor light emitting device |
KR20180051602A (en) | 2015-09-08 | 2018-05-16 | 메사추세츠 인스티튜트 오브 테크놀로지 | Graphene-based layer delivery system and method |
WO2019099461A1 (en) * | 2017-11-14 | 2019-05-23 | Massachusetts Institute Of Technology | Epitaxial growth and transfer via patterned two-dimensional (2d) layers |
-
2019
- 2019-07-16 GB GBGB1910170.8A patent/GB201910170D0/en not_active Ceased
-
2020
- 2020-07-16 US US17/627,290 patent/US20220262978A1/en active Pending
- 2020-07-16 JP JP2022502585A patent/JP2022541490A/en active Pending
- 2020-07-16 KR KR1020227005153A patent/KR20220068218A/en unknown
- 2020-07-16 EP EP20742716.2A patent/EP4000089A1/en active Pending
- 2020-07-16 CN CN202080053524.0A patent/CN114207778A/en active Pending
- 2020-07-16 CA CA3147488A patent/CA3147488A1/en active Pending
- 2020-07-16 TW TW109124144A patent/TW202116664A/en unknown
- 2020-07-16 WO PCT/EP2020/070228 patent/WO2021009325A1/en active Search and Examination
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4095066B2 (en) | Semiconductor structure of gallium nitride based semiconductor | |
US8803189B2 (en) | III-V compound semiconductor epitaxy using lateral overgrowth | |
US8686474B2 (en) | III-V compound semiconductor epitaxy from a non-III-V substrate | |
US8859413B2 (en) | Method of growing gan crystal on silicon substrate, and light emitting device and method of manufacturing thereof | |
US7811839B2 (en) | Semiconductor light emitting device and method for manufacturing the same | |
EP2634824B1 (en) | Compound semiconductor device and method for manufacturing the same | |
US20070190677A1 (en) | Semiconductor light emitting element, manufacturing method thereof, integrated semiconductor light emitting device, manufacturing method thereof, image display device, manufacturing method thereof, illuminating device and manufacturing method thereof | |
US8044409B2 (en) | III-nitride based semiconductor structure with multiple conductive tunneling layer | |
JP2004193617A5 (en) | ||
JP2008504715A (en) | Gallium nitride materials and methods | |
TW201118946A (en) | Method for manufacturing free-standing substrate and free-standing light-emitting device | |
TW200306019A (en) | Process for producing group III nitride compound semiconductor, group III nitride compound semiconductor component, and method for producing group III nitride compound semiconductor substrate | |
TW201220361A (en) | Epitaxial substrate, semiconductor light-emitting device using such epitaxial substrate and fabrication thereof | |
WO2008140254A1 (en) | Method of manufacturing semiconductor substrate having gan layer | |
JP2018536618A (en) | Method for obtaining a semipolar nitride layer on a crystalline substrate | |
JPWO2021009325A5 (en) | ||
KR100820836B1 (en) | Method for manufacturing light emitting diode | |
TW454357B (en) | Method to produce several Ga(In, Al)N-luminescence-diode chip | |
WO2009002073A1 (en) | Method for fabricating semiconductor device | |
KR20130022088A (en) | Semiconductor substrate, light emitting device employing the same and method for manufacturing the light emitting device | |
JP3727091B2 (en) | Group 3 nitride semiconductor device | |
WO2022217539A1 (en) | Semiconductor structure and manufacturing method therefor | |
TWI796590B (en) | Light emitting diode and method of forming a light emitting diode | |
JP5225133B2 (en) | GaN compound semiconductor growth method and substrate with growth layer | |
JPH10125957A (en) | Iii type nitride semiconductor element and manufacture thereof |