JPWO2020229933A5 - - Google Patents

Download PDF

Info

Publication number
JPWO2020229933A5
JPWO2020229933A5 JP2021566236A JP2021566236A JPWO2020229933A5 JP WO2020229933 A5 JPWO2020229933 A5 JP WO2020229933A5 JP 2021566236 A JP2021566236 A JP 2021566236A JP 2021566236 A JP2021566236 A JP 2021566236A JP WO2020229933 A5 JPWO2020229933 A5 JP WO2020229933A5
Authority
JP
Japan
Prior art keywords
binary data
vector
log
determining
data vector
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2021566236A
Other languages
English (en)
Japanese (ja)
Other versions
JP2022531786A (ja
JP7386901B2 (ja
JP2022531786A5 (https=
Publication date
Priority claimed from US16/408,575 external-priority patent/US10996949B2/en
Application filed filed Critical
Publication of JP2022531786A publication Critical patent/JP2022531786A/ja
Publication of JPWO2020229933A5 publication Critical patent/JPWO2020229933A5/ja
Publication of JP2022531786A5 publication Critical patent/JP2022531786A5/ja
Application granted granted Critical
Publication of JP7386901B2 publication Critical patent/JP7386901B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2021566236A 2019-05-10 2020-05-01 高性能なベクトル処理のためのアドレス生成 Active JP7386901B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US16/408,575 2019-05-10
US16/408,575 US10996949B2 (en) 2019-05-10 2019-05-10 Address generation for high-performance vector processing
PCT/IB2020/054137 WO2020229933A1 (en) 2019-05-10 2020-05-01 Address generation for high-performance vector processing

Publications (4)

Publication Number Publication Date
JP2022531786A JP2022531786A (ja) 2022-07-11
JPWO2020229933A5 true JPWO2020229933A5 (https=) 2022-09-21
JP2022531786A5 JP2022531786A5 (https=) 2022-09-21
JP7386901B2 JP7386901B2 (ja) 2023-11-27

Family

ID=73045791

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2021566236A Active JP7386901B2 (ja) 2019-05-10 2020-05-01 高性能なベクトル処理のためのアドレス生成

Country Status (6)

Country Link
US (1) US10996949B2 (https=)
JP (1) JP7386901B2 (https=)
CN (1) CN113767371B (https=)
DE (1) DE112020000748B4 (https=)
GB (1) GB2598250B (https=)
WO (1) WO2020229933A1 (https=)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB201907382D0 (en) * 2019-05-24 2019-07-10 Univ Southampton Computer-implemented method for creating encoded data for use in a cognitive computing system, as well as cognitive processing unit and cognitive computing
US11435941B1 (en) * 2020-06-24 2022-09-06 Amazon Technologies, Inc. Matrix transpose hardware acceleration
US11636569B1 (en) * 2020-09-23 2023-04-25 Amazon Technologies, Inc. Matrix transpose hardware acceleration
US20220129270A1 (en) * 2020-10-23 2022-04-28 Marvell Asia Pte Ltd Method and system for topk operation
CN114327639B (zh) * 2021-12-29 2025-07-22 深圳鲲云信息科技有限公司 基于数据流架构的加速器、加速器的数据存取方法及设备
CN115422098B (zh) * 2022-02-15 2023-08-29 摩尔线程智能科技(北京)有限责任公司 基于扩展页表的gpu访存自适应优化方法及装置
FR3133459B1 (fr) * 2022-03-11 2024-03-22 Commissariat Energie Atomique Générateur d’adresses pour un calculateur à architecture de type « instruction unique, données multiples »
JP2023154162A (ja) * 2022-04-06 2023-10-19 国立大学法人九州工業大学 演算処理装置
CN115148272B (zh) * 2022-06-30 2025-05-16 长鑫存储技术有限公司 存储器地址确定方法与电子设备
CN116089323A (zh) * 2023-02-24 2023-05-09 北京信而泰科技股份有限公司 表项生成方法及装置
CN116910770B (zh) * 2023-09-13 2023-12-19 中国海洋大学 一种基于密度的固件基址识别系统及方法

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0769896B2 (ja) * 1988-11-07 1995-07-31 富士通株式会社 ベクトル処理システム
US5276902A (en) * 1988-11-07 1994-01-04 Fujitsu Limited Memory access system for vector data processed or to be processed by a vector processor
JP4240610B2 (ja) * 1998-11-27 2009-03-18 株式会社日立製作所 計算機システム
US6604166B1 (en) 1998-12-30 2003-08-05 Silicon Automation Systems Limited Memory architecture for parallel data access along any given dimension of an n-dimensional rectangular data array
US6453380B1 (en) * 1999-01-23 2002-09-17 International Business Machines Corporation Address mapping for configurable memory system
US8341332B2 (en) * 2003-12-02 2012-12-25 Super Talent Electronics, Inc. Multi-level controller with smart storage transfer manager for interleaving multiple single-chip flash memory devices
US6430672B1 (en) * 2000-07-17 2002-08-06 International Business Machines Corporation Method for performing address mapping using two lookup tables
CN101069211A (zh) 2004-11-23 2007-11-07 高效存储技术公司 分页存储器及其智能存储器区段的交错寻址的多次缩略的方法和装置
US7398362B1 (en) * 2005-12-09 2008-07-08 Advanced Micro Devices, Inc. Programmable interleaving in multiple-bank memories
US8397010B1 (en) * 2007-04-16 2013-03-12 Juniper Networks, Inc. Convenient, flexible, and efficient management of memory space and bandwidth
US7793038B2 (en) 2007-06-26 2010-09-07 International Business Machines Corporation System and method for programmable bank selection for banked memory subsystems
CN101645005A (zh) * 2008-08-06 2010-02-10 中国人民解放军信息工程大学 基于多维可变描述表的处理器结构与指令系统表示方法
US9262174B2 (en) * 2012-04-05 2016-02-16 Nvidia Corporation Dynamic bank mode addressing for memory access
US9268691B2 (en) * 2012-06-11 2016-02-23 Intel Corporation Fast mechanism for accessing 2n±1 interleaved memory system
US9705532B2 (en) 2013-03-15 2017-07-11 Arris Enterprises Llc Parallel low-density parity check (LDPC) accumulation
US9582420B2 (en) * 2015-03-18 2017-02-28 International Business Machines Corporation Programmable memory mapping scheme with interleave properties
CN104699465B (zh) 2015-03-26 2017-05-24 中国人民解放军国防科学技术大学 向量处理器中支持simt的向量访存装置和控制方法

Similar Documents

Publication Publication Date Title
JP2022531786A5 (https=)
US10153042B2 (en) In-memory computational device with bit line processors
US8862963B2 (en) Nonvolatile memory, memory controller, nonvolatile memory accessing method, and program
JP7386901B2 (ja) 高性能なベクトル処理のためのアドレス生成
CN112204515B (zh) 逻辑到物理数据结构
JPWO2020229933A5 (https=)
CN102541749B (zh) 多粒度并行存储系统
JP4460967B2 (ja) メモリカード、不揮発性半導体メモリ、及び半導体メモリの制御方法
US11573735B2 (en) Technologies for media management in column-addressable memory media systems
CN113672163A (zh) 用于集群数据系统的基于列的数据布局技术
KR20210094666A (ko) 메모리 디바이스에서 데이터를 구성하는 장치 및 방법
US12222800B2 (en) Write and retire pages in QLC NAND blocks
JP4751037B2 (ja) メモリカード
US11126624B2 (en) Trie search engine
KR20210094668A (ko) 메모리 디바이스에서 비트를 순서화하기 위한 장치 및 방법
KR102870388B1 (ko) 메모리를 위한 데이터 보호 방법 및 그 메모리 디바이스
CN105264500A (zh) 一种数据传输方法及装置
CN114300008A (zh) 一种动态可重构的ram读写方式
JP6461831B2 (ja) メモリ検査装置
CN120435711B (zh) 随机数据分发
JP4582078B2 (ja) メモリコントローラ及びフラッシュメモリシステム、並びにフラッシュメモリの制御方法
TWI913640B (zh) 用於數位記憶體內運算中的彈性記憶庫定址的系統、方法及電路
CN106547702B (zh) 一种双模8访存地址计算方法
TWI759672B (zh) 解碼方法及相關的快閃記憶體控制器與電子裝置
CN100504847C (zh) 实现反向离散余弦转换的方法及装置