JPS6488838A - Data processor - Google Patents
Data processorInfo
- Publication number
- JPS6488838A JPS6488838A JP62246623A JP24662387A JPS6488838A JP S6488838 A JPS6488838 A JP S6488838A JP 62246623 A JP62246623 A JP 62246623A JP 24662387 A JP24662387 A JP 24662387A JP S6488838 A JPS6488838 A JP S6488838A
- Authority
- JP
- Japan
- Prior art keywords
- instruction
- literal
- expressable
- accordance
- range
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Executing Machine-Instructions (AREA)
Abstract
PURPOSE:To reduce the number of instructions by changing the range of expressable constant data included in an instruction in accordance with the instruction. CONSTITUTION:When an instruction 41 is inputted to an instruction decoding part 43, the decoding part 43 sends the bit width and the classification of a literal 42 to a literal extending part 44. The extending part 44 extends the literal in accordance with a control signal 52 (the bit width and the classification of the literal) from the decoding part 43 to generate an operand value 45. By this constitution, 0-2N-1, 1-2N, -1--2N or 0-2X(2N-1) is selected as the expressable range of N-bit constant data in accordance with the instruction. Thus, the expressable range of constant data included in the instruction is extended, and the number of instructions is reduced.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62246623A JPH0774990B2 (en) | 1987-09-30 | 1987-09-30 | Data processing device |
US07/882,743 US5307474A (en) | 1987-09-30 | 1992-05-11 | Apparatus and method for processing literal operand computer instructions |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62246623A JPH0774990B2 (en) | 1987-09-30 | 1987-09-30 | Data processing device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6488838A true JPS6488838A (en) | 1989-04-03 |
JPH0774990B2 JPH0774990B2 (en) | 1995-08-09 |
Family
ID=17151158
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62246623A Expired - Fee Related JPH0774990B2 (en) | 1987-09-30 | 1987-09-30 | Data processing device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0774990B2 (en) |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS54129944A (en) * | 1978-03-31 | 1979-10-08 | Toshiba Corp | Arithmetic controller |
JPS623333A (en) * | 1985-06-28 | 1987-01-09 | Yokogawa Hewlett Packard Ltd | Bit group register system |
JPS623338A (en) * | 1985-06-28 | 1987-01-09 | Yokogawa Hewlett Packard Ltd | Direct value processing system |
JPS62259140A (en) * | 1986-05-06 | 1987-11-11 | Oki Electric Ind Co Ltd | Address generating circuit |
JPS63629A (en) * | 1986-06-20 | 1988-01-05 | Fujitsu Ltd | Data processing system |
-
1987
- 1987-09-30 JP JP62246623A patent/JPH0774990B2/en not_active Expired - Fee Related
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS54129944A (en) * | 1978-03-31 | 1979-10-08 | Toshiba Corp | Arithmetic controller |
JPS623333A (en) * | 1985-06-28 | 1987-01-09 | Yokogawa Hewlett Packard Ltd | Bit group register system |
JPS623338A (en) * | 1985-06-28 | 1987-01-09 | Yokogawa Hewlett Packard Ltd | Direct value processing system |
JPS62259140A (en) * | 1986-05-06 | 1987-11-11 | Oki Electric Ind Co Ltd | Address generating circuit |
JPS63629A (en) * | 1986-06-20 | 1988-01-05 | Fujitsu Ltd | Data processing system |
Also Published As
Publication number | Publication date |
---|---|
JPH0774990B2 (en) | 1995-08-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69232232D1 (en) | microcomputer | |
JPS5334421A (en) | Automatic reade for bar code | |
JPS52128024A (en) | Binal data coding method | |
ATE64044T1 (en) | LOGIC CIRCUIT WITH DYNAMIC CONTROLLABLE OUTPUT. | |
JPS6488838A (en) | Data processor | |
JPS53134335A (en) | Memory control system | |
JPS52146655A (en) | Data processing and controlling unit of balances, etc. | |
JPS5750051A (en) | Program controller | |
JPS5380132A (en) | Signal control circuit | |
JPS5255315A (en) | Data transmission control unit | |
JPS5351936A (en) | High speed addition circuit | |
JPS5541565A (en) | Address modification system | |
JPS53130943A (en) | Microprogram control system | |
JPS57196350A (en) | Data processor | |
EP0313817A3 (en) | Method and apparatus for explicitly evaluating conditions in a data processor | |
JPS5363802A (en) | Sound recognition unit | |
JPS53100744A (en) | Buffer control system | |
JPS533042A (en) | Electronic computer | |
JPS5350721A (en) | Electronic musical instrument | |
JPS5621224A (en) | Character input unit | |
JPS57147703A (en) | Input and output controller | |
JPS6486271A (en) | Accumulator | |
JPS5483723A (en) | Printer for information processing | |
JPS5771054A (en) | Microprogram controller | |
JPS5421229A (en) | Data fetch system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
LAPS | Cancellation because of no payment of annual fees |