JPS648610A - Silicon wafer for semiconductor substrate and manufacture thereof - Google Patents

Silicon wafer for semiconductor substrate and manufacture thereof

Info

Publication number
JPS648610A
JPS648610A JP62164354A JP16435487A JPS648610A JP S648610 A JPS648610 A JP S648610A JP 62164354 A JP62164354 A JP 62164354A JP 16435487 A JP16435487 A JP 16435487A JP S648610 A JPS648610 A JP S648610A
Authority
JP
Japan
Prior art keywords
silicon wafer
silicon
polycrystalline
wafer
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP62164354A
Other languages
English (en)
Other versions
JPH0646622B2 (ja
Inventor
Kenji Kusakabe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP62164354A priority Critical patent/JPH0646622B2/ja
Priority to US07/213,495 priority patent/US4876224A/en
Publication of JPS648610A publication Critical patent/JPS648610A/ja
Publication of JPH0646622B2 publication Critical patent/JPH0646622B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/68Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for positioning, orientation or alignment
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00Metal treatment
    • Y10S148/125Polycrystalline passivation
JP62164354A 1987-06-30 1987-06-30 半導体基板用シリコンウェハの製造方法 Expired - Fee Related JPH0646622B2 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP62164354A JPH0646622B2 (ja) 1987-06-30 1987-06-30 半導体基板用シリコンウェハの製造方法
US07/213,495 US4876224A (en) 1987-06-30 1988-06-30 Silicon wafer for a semiconductor substrate and the method for making the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62164354A JPH0646622B2 (ja) 1987-06-30 1987-06-30 半導体基板用シリコンウェハの製造方法

Publications (2)

Publication Number Publication Date
JPS648610A true JPS648610A (en) 1989-01-12
JPH0646622B2 JPH0646622B2 (ja) 1994-06-15

Family

ID=15791556

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62164354A Expired - Fee Related JPH0646622B2 (ja) 1987-06-30 1987-06-30 半導体基板用シリコンウェハの製造方法

Country Status (2)

Country Link
US (1) US4876224A (ja)
JP (1) JPH0646622B2 (ja)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03295235A (ja) * 1990-04-12 1991-12-26 Toshiba Corp エピタキシャルウェーハの製造方法

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6066030A (en) * 1999-03-04 2000-05-23 International Business Machines Corporation Electroetch and chemical mechanical polishing equipment
DE10027931C1 (de) 2000-05-31 2002-01-10 Infineon Technologies Ag Verfahren zur rückseitigen elektrischen Kontaktierung eines Halbleitersubstrats während seiner Bearbeitung

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3923567A (en) * 1974-08-09 1975-12-02 Silicon Materials Inc Method of reclaiming a semiconductor wafer
US4053335A (en) * 1976-04-02 1977-10-11 International Business Machines Corporation Method of gettering using backside polycrystalline silicon
US4608095A (en) * 1983-02-14 1986-08-26 Monsanto Company Gettering
US4608096A (en) * 1983-04-04 1986-08-26 Monsanto Company Gettering
US4666532A (en) * 1984-05-04 1987-05-19 Monsanto Company Denuding silicon substrates with oxygen and halogen
US4622082A (en) * 1984-06-25 1986-11-11 Monsanto Company Conditioned semiconductor substrates
US4659400A (en) * 1985-06-27 1987-04-21 General Instrument Corp. Method for forming high yield epitaxial wafers

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03295235A (ja) * 1990-04-12 1991-12-26 Toshiba Corp エピタキシャルウェーハの製造方法

Also Published As

Publication number Publication date
JPH0646622B2 (ja) 1994-06-15
US4876224A (en) 1989-10-24

Similar Documents

Publication Publication Date Title
CN100474594C (zh) Soi基板及其制造方法
JPS6417421A (en) Method of building up wafer on insulation
JPS54161268A (en) Method of manufacturing semiconductor device growing silicon layer on sapphire substrate
JPS57126131A (en) Manufacture of semiconductor device
JPS6433969A (en) Manufacture of semiconductor device
JPS5567142A (en) Method of manufacturing wafer silicon semiconductor part having negative bevel unit
JPS5599722A (en) Preparation of semiconductor device
JPS648610A (en) Silicon wafer for semiconductor substrate and manufacture thereof
JPS54154272A (en) Contact forming method for semiconductor device
JPS6442823A (en) Flattening of semiconductor device surface
JPS57128942A (en) Manufacture of insulation isolating substrate
JPS6467910A (en) Manufacture of semiconductor device
JPS57159017A (en) Manufacture of semiconductor single crystal film
US4105476A (en) Method of manufacturing semiconductors
JPS5735368A (en) Manufacture of semiconductor device
JPS5244169A (en) Process for production of semiconductor device
JPS6425555A (en) Trench forming method
JPS6362326A (ja) 半導体装置の製造方法
JPS6441219A (en) Manufacture of semiconductor device
JPS6430271A (en) Manufacture of insulated-gate semiconductor device
JPS6412567A (en) Manufacture of semiconductor device
JPS6411318A (en) Method of processing semiconductor crystal
JPS6430270A (en) Manufacture of insulated-gate semiconductor device
JPS57188827A (en) Manufacture of semiconductor device
JPS57128943A (en) Insulation isolated semiconductor integrated device and manufacture thereof

Legal Events

Date Code Title Description
S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

LAPS Cancellation because of no payment of annual fees