JPS6472250A - Control system for channel device - Google Patents

Control system for channel device

Info

Publication number
JPS6472250A
JPS6472250A JP22892987A JP22892987A JPS6472250A JP S6472250 A JPS6472250 A JP S6472250A JP 22892987 A JP22892987 A JP 22892987A JP 22892987 A JP22892987 A JP 22892987A JP S6472250 A JPS6472250 A JP S6472250A
Authority
JP
Japan
Prior art keywords
processing
chp
interruption
channel device
given
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP22892987A
Other languages
Japanese (ja)
Other versions
JPH0690698B2 (en
Inventor
Masao Koyabu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP22892987A priority Critical patent/JPH0690698B2/en
Publication of JPS6472250A publication Critical patent/JPS6472250A/en
Publication of JPH0690698B2 publication Critical patent/JPH0690698B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10Program control for peripheral devices
    • G06F13/12Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)

Abstract

PURPOSE:To improve the processing efficiency of the titled control system by shortening the interruption processing time in case a channel device gives a processing request to a channel processor and at the same time reducing the processing sequence between the channel device and the channel processor. CONSTITUTION:The processing sequence set between a channel device CH and a channel processor CHP can be finished by an answer given to the CHP from the CH and vice versa. While both an interruption request and the interruption contents are transmitted at one time and an answer of the CHP is waited for with the interruption processing given to the CHP from the CH. Thus the interruption processing time is shortened when a processing request is given to the CHP from the CH. At the same time, the processing sequence is reduced between the CH and the CHP and the processing efficiency is improved.
JP22892987A 1987-09-11 1987-09-11 Channel device control method Expired - Lifetime JPH0690698B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP22892987A JPH0690698B2 (en) 1987-09-11 1987-09-11 Channel device control method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP22892987A JPH0690698B2 (en) 1987-09-11 1987-09-11 Channel device control method

Publications (2)

Publication Number Publication Date
JPS6472250A true JPS6472250A (en) 1989-03-17
JPH0690698B2 JPH0690698B2 (en) 1994-11-14

Family

ID=16884069

Family Applications (1)

Application Number Title Priority Date Filing Date
JP22892987A Expired - Lifetime JPH0690698B2 (en) 1987-09-11 1987-09-11 Channel device control method

Country Status (1)

Country Link
JP (1) JPH0690698B2 (en)

Also Published As

Publication number Publication date
JPH0690698B2 (en) 1994-11-14

Similar Documents

Publication Publication Date Title
GB2231426B (en) Network and intelligent cell for providing sensing,bidirectional communications and control
JPS6472250A (en) Control system for channel device
JPS5757332A (en) Input-output control system
JPS54531A (en) Channel control system
JPS6478359A (en) Dual microprocessor control system
JPS5537081A (en) Exchange control system
JPS5310908A (en) Digital exchange system
JPS52137222A (en) Interface system
JPS5431203A (en) Data communication control system
JPS568984A (en) Information transmission system of key telephone set
JPS5721139A (en) Loop transmission system
JPS6462750A (en) Program synchronization processing system
JPS5785125A (en) Information processor
JPS53120210A (en) Transmission system for high-level transmission control procedure
JPS6447199A (en) System for adding service function
JPS5354401A (en) Control system of input-output unit
JPS6448160A (en) Serial interface control system
JPS52130215A (en) Service request write-in system in case of incoming transfer
JPS5361204A (en) Time-division converter
JPS57150051A (en) Memory control system
JPS55118225A (en) Priority competition circuit
JPS53108320A (en) Input/output control device
JPS53115149A (en) Priority control system
ES1000284U (en) Calcetin improved (Machine-translation by Google Translate, not legally binding)
JPS5726950A (en) Switching processing system for incoming control procedure