JPS6468848A - Data logging system in controller provided with dma control function - Google Patents

Data logging system in controller provided with dma control function

Info

Publication number
JPS6468848A
JPS6468848A JP62227101A JP22710187A JPS6468848A JP S6468848 A JPS6468848 A JP S6468848A JP 62227101 A JP62227101 A JP 62227101A JP 22710187 A JP22710187 A JP 22710187A JP S6468848 A JPS6468848 A JP S6468848A
Authority
JP
Japan
Prior art keywords
data
logging
timer
dma control
control function
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP62227101A
Other languages
Japanese (ja)
Inventor
Toshio Sato
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP62227101A priority Critical patent/JPS6468848A/en
Publication of JPS6468848A publication Critical patent/JPS6468848A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To automatically perform the logging processing and to efficiently perform data analysis based on the dump processing, by storing extracted logging data in a shift register and setting the timer value of a timer to the leading part of logging data. CONSTITUTION:Shift registers 1 and 2 in which logging data obtained by logging reception data and/or transmission data to be transferred is stored and a timer 3 are provided; and at the time of DMA transfer of reception data and/or transmission data, extracted logging data is stored in shift registers 1 and 2 and the timer value of the timer 3 is set to the leading part of logging data. Thus, the logging processing can be performed simultaneously with data transfer at the time of data transfer based on DMA control, and data analysis at the time of dumping is effectively performed because the timer value is set to the leading part of logging data.
JP62227101A 1987-09-10 1987-09-10 Data logging system in controller provided with dma control function Pending JPS6468848A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62227101A JPS6468848A (en) 1987-09-10 1987-09-10 Data logging system in controller provided with dma control function

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62227101A JPS6468848A (en) 1987-09-10 1987-09-10 Data logging system in controller provided with dma control function

Publications (1)

Publication Number Publication Date
JPS6468848A true JPS6468848A (en) 1989-03-14

Family

ID=16855499

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62227101A Pending JPS6468848A (en) 1987-09-10 1987-09-10 Data logging system in controller provided with dma control function

Country Status (1)

Country Link
JP (1) JPS6468848A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0395642A (en) * 1989-09-08 1991-04-22 Fujitsu Ltd Logging system
JP2009217608A (en) * 2008-03-11 2009-09-24 Hitachi Ltd Virtual computer system and control method therefor

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0395642A (en) * 1989-09-08 1991-04-22 Fujitsu Ltd Logging system
JP2009217608A (en) * 2008-03-11 2009-09-24 Hitachi Ltd Virtual computer system and control method therefor
US8893122B2 (en) 2008-03-11 2014-11-18 Hitachi, Ltd. Virtual computer system and a method of controlling a virtual computer system on movement of a virtual computer

Similar Documents

Publication Publication Date Title
JPS57191703A (en) Sequence controller
EP0343992A3 (en) Multiprocessor system
EP0130381A3 (en) Mechanism for implementing one machine cycle executable branch-on-any-bit-in-any-register instructions in a primitive instruction set computing system
JPS6468848A (en) Data logging system in controller provided with dma control function
JPS55138106A (en) Coefficient setting system
JPS5723174A (en) Arithmetic system using mask register
JPS57153328A (en) Terminal device with keying data pushup storage function
JPS55103672A (en) Cash register
JPS6466764A (en) Adaptor control system
JPS5429641A (en) Control system by multimicrocompuer system of copying machines
JPS51144137A (en) Input/output data control unit
JPS5356936A (en) Transfer control system
JPS56135260A (en) Inter-processor information transfer system
JPS6479848A (en) Data processor
JPS6478353A (en) Data transfer method for microcomputer
JPS5487140A (en) Data transfer control system
JPS6474616A (en) Processor
JPS6476259A (en) Control system for dual cpu system
JPS5688563A (en) Vector register control system
JPS5427738A (en) Bus stall processing system
JPS55119729A (en) Data processor
JPS55153450A (en) Control system for line polarity
JPS5427737A (en) Bus control system
JPS6474650A (en) Access method for input/output device
JPS5421229A (en) Data fetch system