JPS6466754A - Memory dump system - Google Patents

Memory dump system

Info

Publication number
JPS6466754A
JPS6466754A JP62224596A JP22459687A JPS6466754A JP S6466754 A JPS6466754 A JP S6466754A JP 62224596 A JP62224596 A JP 62224596A JP 22459687 A JP22459687 A JP 22459687A JP S6466754 A JPS6466754 A JP S6466754A
Authority
JP
Japan
Prior art keywords
dump
file
program
sub
channel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP62224596A
Other languages
Japanese (ja)
Other versions
JPH0820979B2 (en
Inventor
Hiroshi Imamura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP62224596A priority Critical patent/JPH0820979B2/en
Publication of JPS6466754A publication Critical patent/JPS6466754A/en
Publication of JPH0820979B2 publication Critical patent/JPH0820979B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Debugging And Monitoring (AREA)

Abstract

PURPOSE:To realize the batch collection of dump information on a work area, etc., by saving the dump information on a main memory and at the same time storing a subdump program into a system file. CONSTITUTION:A circuit control part 6, an external input/output part 7 and a channel 8 are added to a terminal equipment 10 which is controlled by a CPU. A sub-CPU, a program storing part and a memory are added to the parts 6 and 7 as well as to the channel 8 respectively. Furthermore a system file 3 and a dump file 4 are added to an external file 11. Then the dump data parts 7-1 and 8-1 of the part 7 and the channel 8 are evolved to a main memory 1 via a sub-dump program. At the same time, a dump program which saves the dump information on the memory 1 into the file 4 is stored into a dump program storing part 2 with the sub-dump program kept stored in the file 3 respectively.
JP62224596A 1987-09-08 1987-09-08 Data processing device Expired - Lifetime JPH0820979B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62224596A JPH0820979B2 (en) 1987-09-08 1987-09-08 Data processing device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62224596A JPH0820979B2 (en) 1987-09-08 1987-09-08 Data processing device

Publications (2)

Publication Number Publication Date
JPS6466754A true JPS6466754A (en) 1989-03-13
JPH0820979B2 JPH0820979B2 (en) 1996-03-04

Family

ID=16816202

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62224596A Expired - Lifetime JPH0820979B2 (en) 1987-09-08 1987-09-08 Data processing device

Country Status (1)

Country Link
JP (1) JPH0820979B2 (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59139439A (en) * 1982-12-28 1984-08-10 Fujitsu Ltd Remote dumping system

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59139439A (en) * 1982-12-28 1984-08-10 Fujitsu Ltd Remote dumping system

Also Published As

Publication number Publication date
JPH0820979B2 (en) 1996-03-04

Similar Documents

Publication Publication Date Title
JPS54142771A (en) Industrial robot controlling system
ES486103A1 (en) Data processing system having an integrated stack and register machine architecture.
JPS6466754A (en) Memory dump system
JPS6431285A (en) Portable electronic equipment
JPS6474617A (en) Floating-point arithmetic system
JPS54140444A (en) Ratch circuit
JPS54145447A (en) Input-output control system
JPS6418817A (en) Display/selection device for hierarchy menu
JPS6451502A (en) Numeric controller
JPS5476025A (en) Paging control system enabling indicaion of page data attribute
JPS6455631A (en) Data input device
JPS57208689A (en) Memory control device
JPS5725064A (en) Each time zone data editing system
JPS54114945A (en) Information processing system
JPS6473485A (en) System card
JPS55105890A (en) Memory control system
JPS5748129A (en) Input data correction system
JPS6453661A (en) Station data and subscriber data control device
JPS5789151A (en) Composite computer system
JPS5771054A (en) Microprogram controller
JPS54121630A (en) Inter-unit interface system
JPS5725063A (en) Input data editing system
JPS5743258A (en) One-chip micro-computer
JPS57113138A (en) Controller for multiplex communication
JPS5498130A (en) Input/output control system