JPS6455985A - High definition digital television - Google Patents

High definition digital television

Info

Publication number
JPS6455985A
JPS6455985A JP62212421A JP21242187A JPS6455985A JP S6455985 A JPS6455985 A JP S6455985A JP 62212421 A JP62212421 A JP 62212421A JP 21242187 A JP21242187 A JP 21242187A JP S6455985 A JPS6455985 A JP S6455985A
Authority
JP
Japan
Prior art keywords
signal
interpolation
circuit
interlace scanning
scanning
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP62212421A
Other languages
Japanese (ja)
Inventor
Hiroshi Okatsu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sharp Corp
Original Assignee
Sharp Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sharp Corp filed Critical Sharp Corp
Priority to JP62212421A priority Critical patent/JPS6455985A/en
Publication of JPS6455985A publication Critical patent/JPS6455985A/en
Pending legal-status Critical Current

Links

Landscapes

  • Television Systems (AREA)

Abstract

PURPOSE:To optimize an interpolation signal at the time of converting to double-density scanning by automatically detecting whether a signal is an interlace scanning signal or a non-interlace scanning signal, and applying inter-field interpolation in case of an interlace scanning signal, but inter-line interpolation in case of an non-interlace scanning signal. CONSTITUTION:An interpolation signal generating circuit 4 generates an interpolation signal for inter-field interpolation by means of its field memory and others, and transmits this signal to a selection circuit 10. To the selecting circuit 10, a current video signal which is equi-phased with the interpolation signal is also transmitted via a delay circuit 6, and the circuit 10 outputs the interpolation signal in case of interlace scanning but the current video signal in case of non-interlace scanning depending on the result of the discrimination between the interlace scanning and the non-interlace scanning by a discriminating circuit 8. In a double density scanning converting circuit 12, the double density scanning conversion is executed between the current video signal from the delay circuit 6 and the output signal from the selecting circuit 10.
JP62212421A 1987-08-26 1987-08-26 High definition digital television Pending JPS6455985A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62212421A JPS6455985A (en) 1987-08-26 1987-08-26 High definition digital television

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62212421A JPS6455985A (en) 1987-08-26 1987-08-26 High definition digital television

Publications (1)

Publication Number Publication Date
JPS6455985A true JPS6455985A (en) 1989-03-02

Family

ID=16622310

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62212421A Pending JPS6455985A (en) 1987-08-26 1987-08-26 High definition digital television

Country Status (1)

Country Link
JP (1) JPS6455985A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11927934B2 (en) 2019-10-31 2024-03-12 Disco Corporation Cutting apparatus capable of detecting configuration abnormalities of a cutting blade

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11927934B2 (en) 2019-10-31 2024-03-12 Disco Corporation Cutting apparatus capable of detecting configuration abnormalities of a cutting blade

Similar Documents

Publication Publication Date Title
KR840002786A (en) Television receiver
JPS57111177A (en) Television picture receiver
EP0639923A3 (en) Video format conversion apparatus for high definition television
JPS6481407A (en) Clock signal generating system
EP0714576A1 (en) Interlaced-to-sequential scan conversion
CA2138834A1 (en) Video display system with digital de-interlacing
US4860098A (en) Video discrimination between different video formats
CA2174890A1 (en) Film mode progressive scan conversion
KR870006773A (en) Wheel signal correction circuit of TV receiver
US5231490A (en) Apparatus for converting aspect ratio and number of scanning lines of a video signal
US5339111A (en) Format adaptive sync signal generator
EP0284427A3 (en) Method and apparatus for video signal processing
KR900002655A (en) Interpolation Signal Generation Circuit
CA2002555A1 (en) Television receiver
JPS6455985A (en) High definition digital television
KR830009851A (en) Combined, transcodeable, and hierarchical digital television systems
JPH04116894U (en) Multi-page display device for teletext reception system
JPS56102180A (en) Picture signal encoding system
EP0158409A3 (en) Improved threshold detector
JPS5513550A (en) Skip transmission unit
KR910005924Y1 (en) Digital/analog video signal switching circuit
JP2615706B2 (en) Double speed converter
JP2504480B2 (en) Motion adaptive non-interlace conversion circuit
KR0126776B1 (en) Sync signal generator of image apparatus
MY105908A (en) Video recorder with generation of a text signal.