JPS6452317U - - Google Patents
Info
- Publication number
- JPS6452317U JPS6452317U JP1987146889U JP14688987U JPS6452317U JP S6452317 U JPS6452317 U JP S6452317U JP 1987146889 U JP1987146889 U JP 1987146889U JP 14688987 U JP14688987 U JP 14688987U JP S6452317 U JPS6452317 U JP S6452317U
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- storage
- addressing
- channel
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000013500 data storage Methods 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 4
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
Description
図は本考案の一実施例を示すもので、第１図は
液晶テレビ受像機の外観構成を示す正面図、第２
図は電子回路の全体の回路構成を示すブロツク図
、第３図は第２図におけるチユーニング制御回路
の詳細を示すブロツク図、第４図は第３図におけ
るラストチヤンネル記憶用メモリの詳細を示すブ
ロツク図、第５図は第４図における＋１回路の詳
細を示す図、第６図は上記ラストチヤンネル記憶
用メモリの動作を説明するためのタイミングチヤ
ートである。
１……ケース、２……映像表示部、３……チヤ
ンネル表示部、４……ＬＣパネル、５ａ，５ｂ…
…アツプ／ダウンキー、６……モードスイツチ、
１１……チユーナ、１２……ＴＶリニア回路、１
６……同期分離回路、１７……チユーニング制御
回路、１８……タイミング制御回路、１９……Ａ
ＦＴ制御回路、２１……キー入力部、２３……チ
ユーニング電圧作成回路、２４……バンド切換回
路、２５……Ａ／Ｄ変換回路、２８……チヤンネ
ル表示用ドライバ、３１……入力制御回路、３２
……チユーニングフロー制御回路、３３……チヤ
ンネルカウンタ、３４……チユーニング電圧記憶
用メモリ、３５……ラストチヤンネル記憶回路、
３６……チヤンネル表示信号作成回路、３７……
同調電圧カウンタ、３８……比較回路、３９……
比較用カウンタ、４２……バンド制御回路、４３
……コンパレータ、４４……コンパレータ、５１
……同期検出回路、６１……データ記憶用ＥＥＰ
ＲＯＭ、６４……アドレス記憶用ＥＥＰＲＯＭ、
６５……＋１回路。
The figures show one embodiment of the present invention, in which Fig. 1 is a front view showing the external configuration of a liquid crystal television receiver;
The figure is a block diagram showing the overall circuit configuration of the electronic circuit, Figure 3 is a block diagram showing details of the tuning control circuit in Figure 2, and Figure 4 is a block diagram showing details of the last channel storage memory in Figure 3. 5 is a diagram showing details of the +1 circuit in FIG. 4, and FIG. 6 is a timing chart for explaining the operation of the last channel storage memory. 1... Case, 2... Video display section, 3... Channel display section, 4... LC panel, 5a, 5b...
...Up/down key, 6...Mode switch,
11...Tuner, 12...TV linear circuit, 1
6...Synchronization separation circuit, 17...Tuning control circuit, 18...Timing control circuit, 19...A
FT control circuit, 21...key input unit, 23...tuning voltage generation circuit, 24...band switching circuit, 25...A/D conversion circuit, 28...channel display driver, 31...input control circuit, 32
...Tuning flow control circuit, 33... Channel counter, 34... Tuning voltage storage memory, 35... Last channel storage circuit,
36...Channel display signal creation circuit, 37...
Tuning voltage counter, 38... Comparison circuit, 39...
Comparison counter, 42...Band control circuit, 43
... Comparator, 44 ... Comparator, 51
...Synchronization detection circuit, 61...EEP for data storage
ROM, 64...EEPROM for address storage,
65...+1 circuit.
Claims (1)
用の書換え可能な不揮発性メモリと、 このメモリの一部の記憶領域をアドレス指定す
る手段と、 この手段によりアドレス指定される記憶領域に
チヤンネルデータを書込む手段と、 上記アドレス指定手段により指定される記憶領
域から記憶データを読出す毎に前記アドレス指定
手段による指定アドレスを順次更新する手段と を具備したことを特徴とするチヤンネルデータ記
憶装置。[Claims for Utility Model Registration] A rewritable non-volatile memory for storing channel data consisting of a plurality of storage areas, means for addressing a part of the storage area of this memory, and a memory addressed by this means. A channel characterized by comprising means for writing channel data into an area, and means for sequentially updating an address specified by the addressing means each time storage data is read from a storage area specified by the addressing means. Data storage device.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1987146889U JPS6452317U (en) | 1987-09-26 | 1987-09-26 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1987146889U JPS6452317U (en) | 1987-09-26 | 1987-09-26 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6452317U true JPS6452317U (en) | 1989-03-31 |
Family
ID=31416794
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1987146889U Pending JPS6452317U (en) | 1987-09-26 | 1987-09-26 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6452317U (en) |
-
1987
- 1987-09-26 JP JP1987146889U patent/JPS6452317U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR920001932A (en) | Automatic Channel Sampling Picture-in-Picture Circuit | |
| JPS602711Y2 (en) | television equipment | |
| JPS6452317U (en) | ||
| JPS6444766U (en) | ||
| JPS6444719U (en) | ||
| JPS6444720U (en) | ||
| JPS6444721U (en) | ||
| JPS62181A (en) | Video processing device | |
| JPH01246972A (en) | Channel selection controller | |
| JPH0631821Y2 (en) | Image display device | |
| JP2962944B2 (en) | Tuning preset method | |
| KR0146692B1 (en) | Real time reservation recording | |
| JP2637129B2 (en) | Video tape recorder | |
| JPS5818831B2 (en) | Still image receiving device | |
| JPS6444717U (en) | ||
| JP2534496Y2 (en) | Character screen signal generator | |
| JP2940743B2 (en) | Tuning device | |
| JPS6444722U (en) | ||
| JPS6161577A (en) | Television receiver | |
| KR940007815B1 (en) | On-screen displaying method on cdp | |
| JPS6114707B2 (en) | ||
| JPS5931085Y2 (en) | television equipment | |
| JPS582507B2 (en) | Still image receiving device | |
| JPH0730843A (en) | Method for storing television image | |
| JPS607861B2 (en) | Tuning position detection device |