JPS6451840A - Data bus priority transmission control system - Google Patents
Data bus priority transmission control systemInfo
- Publication number
- JPS6451840A JPS6451840A JP21040787A JP21040787A JPS6451840A JP S6451840 A JPS6451840 A JP S6451840A JP 21040787 A JP21040787 A JP 21040787A JP 21040787 A JP21040787 A JP 21040787A JP S6451840 A JPS6451840 A JP S6451840A
- Authority
- JP
- Japan
- Prior art keywords
- packet
- transmission
- successful
- preamble
- node
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Small-Scale Networks (AREA)
Abstract
PURPOSE:To improve the transmission efficiency by allowing a node successful for packet transmission to write a preamble length at successful transmission into a field provided in a packet aud sending a packet thereby sending the packet with higher priority. CONSTITUTION:A field 12 representing the preamble length is provided in the packet and a node successful to packet transmission writes a value representing the length of the preamble at the successful transmission into the field 12 of the packet to be sent and sends the result. In case of simultaneous transmission by plural nodes, the preamble length written in the packet is observed and the next priority is discriminated based on the preamble length. The node discriminating the next priority starts the transmission of the packet and the node having the lower priority holds tentatively the preamble transmission. Thus, the transmission is successful in the order of packet with higher priority and the transmission efficiency is improved.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62210407A JPH065840B2 (en) | 1987-08-24 | 1987-08-24 | Data bus priority transmission control method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62210407A JPH065840B2 (en) | 1987-08-24 | 1987-08-24 | Data bus priority transmission control method |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6451840A true JPS6451840A (en) | 1989-02-28 |
JPH065840B2 JPH065840B2 (en) | 1994-01-19 |
Family
ID=16588806
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62210407A Expired - Lifetime JPH065840B2 (en) | 1987-08-24 | 1987-08-24 | Data bus priority transmission control method |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH065840B2 (en) |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58104546A (en) * | 1981-12-16 | 1983-06-22 | Yokogawa Hokushin Electric Corp | Data communication controlling system |
-
1987
- 1987-08-24 JP JP62210407A patent/JPH065840B2/en not_active Expired - Lifetime
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58104546A (en) * | 1981-12-16 | 1983-06-22 | Yokogawa Hokushin Electric Corp | Data communication controlling system |
Also Published As
Publication number | Publication date |
---|---|
JPH065840B2 (en) | 1994-01-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO1999014975A3 (en) | Channel structure for communication systems | |
CA2022798A1 (en) | Communication Switching Element and Method for Transmitting Variable Length Cells | |
ES8604752A1 (en) | A wideband digital switching network. | |
FR2699706B1 (en) | Data transmission system between a computer bus and a network. | |
JPS6427338A (en) | Multiplex transmission system | |
DE69330205D1 (en) | BUFFER STORAGE ASSIGNMENT FOR REPEATLY SENT MESSAGE BLOCKS OF A DATA TRANSFER, IN PARTICULAR A VIDEO TRANSFER | |
CA2060432A1 (en) | Method for monitoring and smoothing data streams that are transmitted asynchronously | |
CA2047254A1 (en) | Nyblet time switch | |
ES8201379A1 (en) | Rapid message transmission system between computers | |
ATE40501T1 (en) | MULTIPLE MEMORY LOADING SYSTEM. | |
JPS6451840A (en) | Data bus priority transmission control system | |
JPS5691558A (en) | Time slot allocation system | |
JPS57111757A (en) | Track buffer memory system | |
JPS5333023A (en) | Hierarchically-structured memory system | |
JPS5762432A (en) | Input and output system | |
JPS5725753A (en) | Converting system of transmitting speed | |
KR960027787A (en) | Distributed Cycle Reset Protocol for Sharing a Single Media | |
JPS5311539A (en) | Information transfer system | |
JPS57101463A (en) | Information transmission controller | |
ES8801450A1 (en) | Handling data packets. | |
CA2085254A1 (en) | Branch-off arrangement | |
ATE159634T1 (en) | METHOD FOR BROADCASTING MESSAGE CELLS TRANSMITTED BY AN ASYNCHRONOUS TRANSMISSION METHOD | |
JPS5599633A (en) | Data transfer control system | |
JPS56126353A (en) | Telegram buffer sharing control system for same-letter address communication system | |
JPS5478610A (en) | Data transmission system |