JPS6435592A - Image conversion system - Google Patents

Image conversion system

Info

Publication number
JPS6435592A
JPS6435592A JP62192289A JP19228987A JPS6435592A JP S6435592 A JPS6435592 A JP S6435592A JP 62192289 A JP62192289 A JP 62192289A JP 19228987 A JP19228987 A JP 19228987A JP S6435592 A JPS6435592 A JP S6435592A
Authority
JP
Japan
Prior art keywords
picture
interlace
frame
integrator
composited
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP62192289A
Other languages
Japanese (ja)
Inventor
Tsuneo Misaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ricoh Co Ltd
Original Assignee
Ricoh Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ricoh Co Ltd filed Critical Ricoh Co Ltd
Priority to JP62192289A priority Critical patent/JPS6435592A/en
Publication of JPS6435592A publication Critical patent/JPS6435592A/en
Pending legal-status Critical Current

Links

Landscapes

  • Controls And Circuits For Display Device (AREA)

Abstract

PURPOSE: To make even a dynamic interlace picture into a non-interlace picture without degrading the quality of the picture by taking a composited picture between frames or from one frame in accordance with the result of comparison between a preliminarily determined value and the value obtained by integrating the difference between two continuous frames of the interlace picture. CONSTITUTION: A difference device 4 calculates the difference between contents of frame memories 1 and 2 through a changeover switch 10 and sends it to an integrator 5, and the integrator 5 integrates this signal for one frame. A comparator 6 compares the output of the integrator 5 with an independently held reference value and sends the result to a non-interlace control circuit 7. That is, a composited picture between frames of the interlace picture is taken when the output is smaller than the reference value in the comparator 6, but a composited picture from one frame of the interlace picture is taken when it is larger than the reference value. Thus, even the dynamic interlace picture is made into a non-interlace picture without degrading the picture quality.
JP62192289A 1987-07-31 1987-07-31 Image conversion system Pending JPS6435592A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62192289A JPS6435592A (en) 1987-07-31 1987-07-31 Image conversion system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62192289A JPS6435592A (en) 1987-07-31 1987-07-31 Image conversion system

Publications (1)

Publication Number Publication Date
JPS6435592A true JPS6435592A (en) 1989-02-06

Family

ID=16288803

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62192289A Pending JPS6435592A (en) 1987-07-31 1987-07-31 Image conversion system

Country Status (1)

Country Link
JP (1) JPS6435592A (en)

Similar Documents

Publication Publication Date Title
EP0396360A3 (en) Apparatus for inter-frame predictive encoding of video signal
CA2157309A1 (en) Method and apparatus for encoder control
MY109154A (en) Lower resolution hdtv receivers
KR920011271A (en) Sequential coding system
MY102125A (en) Digital image acquisition system.
CA2000704A1 (en) Determination of sequential positions in video fields derived from film
CA2003532A1 (en) Image signal processing apparatus
CA1246734A (en) Apparatus for detecting movement in a television signal
KR900002654A (en) Video signal processing circuit
CA2248021A1 (en) Gradient based motion estimation
EP0540347A3 (en) Motion detection circuit for high definition television picture signal based on the muse system
JPS6435592A (en) Image conversion system
JPS5761387A (en) Encoder between frames
ATE120915T1 (en) CIRCUIT ARRANGEMENT FOR CONTROLLING BETWEEN DIFFERENT FLICKER REDUCTION PROCESSES IN A TELEVISION RECEIVER.
JPS56143776A (en) Interframe encoder
JPS57164687A (en) Double scanning image receiver
DE58903421D1 (en) Transcoder.
CA2017179A1 (en) Video signal drop out compensation circuit
JPS5231608A (en) Picture signal quantization system
JPS53108227A (en) Interpolation system for frame time lapse
JPS6469179A (en) Movement compensation system
JPS6424582A (en) Decoder for high efficiency code
JPS6441394A (en) Movement detection circuit
JPS56117487A (en) Adaptive predicting and coding system of television signal
JPS6448585A (en) Monitor