JPS6421527U - - Google Patents
Info
- Publication number
- JPS6421527U JPS6421527U JP11547387U JP11547387U JPS6421527U JP S6421527 U JPS6421527 U JP S6421527U JP 11547387 U JP11547387 U JP 11547387U JP 11547387 U JP11547387 U JP 11547387U JP S6421527 U JPS6421527 U JP S6421527U
- Authority
- JP
- Japan
- Prior art keywords
- flip
- flop
- transistor
- pulse width
- terminal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 2
- 239000003990 capacitor Substances 0.000 description 1
Landscapes
- Pulse Circuits (AREA)
Description
第１図は、本考案の実施例の概略回路図、第２
図は、第１図中の各部の波形図である。
１……トリガ入力端子、２……フリツプフロツ
プリセツト端子（Ｌレベルでリセツト）、３……
フリツプフロツプ出力端子、４……フリツプフロ
ツプ反転出力端子、５……フリツプフロツプ、６
……フリツプフロツプセツト端子（Ｌレベルでリ
セツト）、７……抵抗、８……コンデンサ、９…
…ダイオード、１０……抵抗、１１……トランジ
スタ、１２……外部印加電圧端子、１３……出力
端子、Ｌ１……しきい値、１４……フリツプフロ
ツプデータ入力端子、１５……フリツプフロツプ
クロツク入力端子。
FIG. 1 is a schematic circuit diagram of an embodiment of the present invention;
The figure is a waveform diagram of each part in FIG. 1. 1...Trigger input terminal, 2...Flip-flop preset terminal (reset at L level), 3...
Flip-flop output terminal, 4...Flip-flop inversion output terminal, 5...Flip-flop, 6
...Flip-flop set terminal (reset at L level), 7...Resistor, 8...Capacitor, 9...
...Diode, 10...Resistor, 11...Transistor, 12...Externally applied voltage terminal, 13...Output terminal, L1 ...Threshold value, 14...Flip-flop data input terminal, 15...Flip-flop Program clock input pin.
Claims (1)
要回路構成素子とし、トランジスタのベースに印
加される電圧をパルス幅に変換することを、特徴
としたパルス幅可変回路。 A variable pulse width circuit whose main circuit components include one flip-flop and one transistor, and which converts the voltage applied to the base of the transistor into a pulse width.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11547387U JPS6421527U (en) | 1987-07-27 | 1987-07-27 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11547387U JPS6421527U (en) | 1987-07-27 | 1987-07-27 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6421527U true JPS6421527U (en) | 1989-02-02 |
Family
ID=31357163
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP11547387U Pending JPS6421527U (en) | 1987-07-27 | 1987-07-27 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6421527U (en) |
-
1987
- 1987-07-27 JP JP11547387U patent/JPS6421527U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6421527U (en) | ||
| JPS61179832U (en) | ||
| JPH0236226U (en) | ||
| JPS60172434U (en) | Malfunction prevention circuit at startup | |
| JPS5844646U (en) | Dettman timer | |
| JPH0322417U (en) | ||
| JPS62133432U (en) | ||
| JPH0161729U (en) | ||
| JPH0163224U (en) | ||
| JPS63135411U (en) | ||
| JPH0373039U (en) | ||
| JPH0218121U (en) | ||
| JPH0328813U (en) | ||
| JPS58101232U (en) | microcomputer | |
| JPS62203519U (en) | ||
| JPS62151234U (en) | ||
| JPS6375874U (en) | ||
| JPS6323826U (en) | ||
| JPH0170429U (en) | ||
| JPH048127U (en) | ||
| JPS633629U (en) | ||
| JPS6066126U (en) | reset circuit | |
| JPS63165923U (en) | ||
| JPS63152316U (en) | ||
| JPS61110179U (en) |