JPS6418240A - Wiring system for integrated circuit - Google Patents
Wiring system for integrated circuitInfo
- Publication number
- JPS6418240A JPS6418240A JP17537287A JP17537287A JPS6418240A JP S6418240 A JPS6418240 A JP S6418240A JP 17537287 A JP17537287 A JP 17537287A JP 17537287 A JP17537287 A JP 17537287A JP S6418240 A JPS6418240 A JP S6418240A
- Authority
- JP
- Japan
- Prior art keywords
- integrated circuit
- wiring pattern
- cell
- whose
- pattern
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
PURPOSE:To generate an integrated circuit having various regular structures equally to a manual designing operation, at high speed and at a high density by a method wherein a wiring system adapted to a characteristic of individual integrated circuits is applied. CONSTITUTION:A part which can be designed by a repeated pattern is made by macrocells 2 in an integrated circuit 1 having regular structures. These macrocells 2 are connected by the following according to the degree of freedom of a wiring pattern: a fixed pattern cell 5 where the wiring pattern has been written; a parameterbased cell 7 whose wiring pattern is changed according to a parameter; an automatic router cell 8 whose wiring pattern is decided by an automatic router whose wiring region can be reduced to a minimum. By this setup, it is possible to generate the integrated circuit having various kinds of regular structures whose performance is equal to that by a manual designing operation in a short time and without an error.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP17537287A JPS6418240A (en) | 1987-07-13 | 1987-07-13 | Wiring system for integrated circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP17537287A JPS6418240A (en) | 1987-07-13 | 1987-07-13 | Wiring system for integrated circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6418240A true JPS6418240A (en) | 1989-01-23 |
Family
ID=15994945
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP17537287A Pending JPS6418240A (en) | 1987-07-13 | 1987-07-13 | Wiring system for integrated circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6418240A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5141477A (en) * | 1991-03-18 | 1992-08-25 | Nissan Motor Co., Ltd. | Planetary gear drive with intermeshing planet pinions in multistage automatic transmission |
JP2010529684A (en) * | 2007-06-07 | 2010-08-26 | ケーエルエー−テンカー・コーポレーション | Computer-implemented method, carrier medium, and system for detecting defects on wafers based on multi-core structures |
-
1987
- 1987-07-13 JP JP17537287A patent/JPS6418240A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5141477A (en) * | 1991-03-18 | 1992-08-25 | Nissan Motor Co., Ltd. | Planetary gear drive with intermeshing planet pinions in multistage automatic transmission |
JP2010529684A (en) * | 2007-06-07 | 2010-08-26 | ケーエルエー−テンカー・コーポレーション | Computer-implemented method, carrier medium, and system for detecting defects on wafers based on multi-core structures |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB2104284B (en) | Semiconductor integrated circuit device and a method of manufacture thereof | |
TW375713B (en) | Reconfigurable gate array cells for automatic engineering change order | |
DE3379364D1 (en) | Bipolar transistor integrated circuit and method for manufacturing | |
HK44686A (en) | Semiconductor integrated circuit devices and a process for producing the same | |
DE3380583D1 (en) | Method for making a high performance bipolar transistor in an integrated circuit | |
EP0350353A3 (en) | Layoutdata processing method | |
DE3485684D1 (en) | DEVICE FOR CONTROLLING MASKS FOR MANUFACTURING INTEGRATED CIRCUITS. | |
EP0368625A3 (en) | Method and apparatus for forming layout pattern of semiconductor integrated circuit | |
EP0026233A4 (en) | Semiconductor integrated circuit and wiring method therefor. | |
DE68917111T2 (en) | BICMOS driver circuit for high density CMOS logic circuits. | |
DE3467472D1 (en) | Method for making a high performance transistor integrated circuit and the resulting integrated circuit | |
JPS6418240A (en) | Wiring system for integrated circuit | |
JPS57196557A (en) | Semiconductor device | |
ES8103864A1 (en) | Device for artificial reverberation | |
JPS5492190A (en) | Integrated circuit | |
JPS57166881A (en) | Control circuit for inverter device | |
EP0117357A3 (en) | Digital signal composing circuits | |
JPS5715440A (en) | Semiconductor device | |
JPS56129341A (en) | Semiconductor integrated circuit device | |
JPS6442148A (en) | Semiconductor integrated circuit device | |
JPS6473696A (en) | Printed-circuit board | |
JPS5360168A (en) | Integrated circuit having input-output pin patterns that can be highlyintegrated | |
JPS6467685A (en) | Wiring method for wiring length designation | |
JPS5663288A (en) | Circuit substrate for electronic timepiece | |
JPS57170622A (en) | Flip-flop circuit |