JPS6413480A - Ic testing device - Google Patents

Ic testing device

Info

Publication number
JPS6413480A
JPS6413480A JP62168698A JP16869887A JPS6413480A JP S6413480 A JPS6413480 A JP S6413480A JP 62168698 A JP62168698 A JP 62168698A JP 16869887 A JP16869887 A JP 16869887A JP S6413480 A JPS6413480 A JP S6413480A
Authority
JP
Japan
Prior art keywords
output
signal
bus
assigning device
bit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP62168698A
Other languages
Japanese (ja)
Other versions
JP2633857B2 (en
Inventor
Ikuo Kawaguchi
Hideo Yamamura
Toshiaki Ueno
Fumio Ikeuchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP62168698A priority Critical patent/JP2633857B2/en
Publication of JPS6413480A publication Critical patent/JPS6413480A/en
Application granted granted Critical
Publication of JP2633857B2 publication Critical patent/JP2633857B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Tests Of Electronic Circuits (AREA)

Abstract

PURPOSE:To reduce the man-hours of arrangements for testing a multifunctional LSI by providing a bus which is so structured as to set optionally the weighting of input signals and output signals to and from respective pins of an IC to be tested. CONSTITUTION:The bus 20 consisting of bits whose number corresponds to the scale of a tester is provided and a bit assigning device 18 is provided which outputs a logical response signal 7 outputted from the LSI 1 to be tested to an optional bit line. Then a mask signal 29 and an expected value logical signal 30 which are generated by a pattern generator 10 and a waveform generator 11 are inputted to a digital comparator 17. The assigning device 18 is connected to the output 31 of the comparator 17. The output 31 is connected optionally to any bit line through a selector 12 with a control signal 26-1 or 26-2 from the pattern generator 10 or CPU 8. Further, the output 31 is combined with a logical signal obtained from another pin and handled as one data, and further connected to the bus 20 through the assigning device 18 so as to correspond to the bit weight of the input data of a digital signal analyzing device 13.
JP62168698A 1987-07-08 1987-07-08 IC test equipment Expired - Lifetime JP2633857B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62168698A JP2633857B2 (en) 1987-07-08 1987-07-08 IC test equipment

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62168698A JP2633857B2 (en) 1987-07-08 1987-07-08 IC test equipment

Publications (2)

Publication Number Publication Date
JPS6413480A true JPS6413480A (en) 1989-01-18
JP2633857B2 JP2633857B2 (en) 1997-07-23

Family

ID=15872801

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62168698A Expired - Lifetime JP2633857B2 (en) 1987-07-08 1987-07-08 IC test equipment

Country Status (1)

Country Link
JP (1) JP2633857B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5457149A (en) * 1990-06-08 1995-10-10 Minnesota Mining And Manufacturing Company Reworkable adhesive for electronic applications

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5457149A (en) * 1990-06-08 1995-10-10 Minnesota Mining And Manufacturing Company Reworkable adhesive for electronic applications

Also Published As

Publication number Publication date
JP2633857B2 (en) 1997-07-23

Similar Documents

Publication Publication Date Title
JPS6410184A (en) Multi-chip packaging construction and test thereof
EP0419734B1 (en) Method for testing a hierarchically organised integrated circuit device, and integrated circuit device suitable for being so tested
GB1498125A (en) Digital circuit module test system
IT1230685B (en) TESTING OF INTEGRATED CIRCUITS PRESENT ON A SUPPORT
KR100506769B1 (en) High speed test pattern evaluation apparatus
EP0098399B1 (en) Test circuitry for determining turn-on and turn-off delays of logic circuits
JPS6413480A (en) Ic testing device
US5410678A (en) Fault simulator comprising a signal generating circuit implemented by hardware
EP0375919A3 (en) Calculating ac chip performance using the lssd scan path
MY112893A (en) Testing data processing apparatus
JPS6488266A (en) Testing system of semiconductor logic circuit
JPH026772A (en) Integrated circuit
JPS57169684A (en) Testing system for integrated circuit element
JP2543119B2 (en) How to test logic circuits
JPS6441940A (en) Debugging device for logic circuit
MCCLUSKEY Exhaustive and pseudo-exhaustive testing
JPH03211479A (en) Test facilitating circuit
Kern Architecture and some properties of digital circuits with Boundary Scan
JPS5923266A (en) Ic testing device
JPS574559A (en) Testing method of integrated circuit
JPH01193674A (en) Address generating mechanism of lsi tester
JPH0666824B2 (en) Error rate test method
JPH01193665A (en) Semiconductor tester
JPS60192343A (en) Semiconductor integrated circuit
JPH07122660B2 (en) Semiconductor device tester test signal transmission method