JPS6413146U - - Google Patents

Info

Publication number
JPS6413146U
JPS6413146U JP10543187U JP10543187U JPS6413146U JP S6413146 U JPS6413146 U JP S6413146U JP 10543187 U JP10543187 U JP 10543187U JP 10543187 U JP10543187 U JP 10543187U JP S6413146 U JPS6413146 U JP S6413146U
Authority
JP
Japan
Prior art keywords
integrated circuit
circuit element
notch
substrate
hole
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP10543187U
Other languages
English (en)
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP10543187U priority Critical patent/JPS6413146U/ja
Publication of JPS6413146U publication Critical patent/JPS6413146U/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32153Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate
    • H01L2224/32175Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate the item being metallic
    • H01L2224/32188Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate the item being metallic the layer connector connecting to a bonding area protruding from the surface of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1515Shape
    • H01L2924/15153Shape the die mounting substrate comprising a recess for hosting the device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1517Multilayer substrate

Landscapes

  • Cooling Or The Like Of Electrical Apparatus (AREA)
  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
  • Wire Bonding (AREA)
JP10543187U 1987-07-09 1987-07-09 Pending JPS6413146U (pt-PT)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10543187U JPS6413146U (pt-PT) 1987-07-09 1987-07-09

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10543187U JPS6413146U (pt-PT) 1987-07-09 1987-07-09

Publications (1)

Publication Number Publication Date
JPS6413146U true JPS6413146U (pt-PT) 1989-01-24

Family

ID=31338038

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10543187U Pending JPS6413146U (pt-PT) 1987-07-09 1987-07-09

Country Status (1)

Country Link
JP (1) JPS6413146U (pt-PT)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006156610A (ja) * 2004-11-29 2006-06-15 Nidec Copal Electronics Corp 回路基板
JP2009123736A (ja) * 2007-11-12 2009-06-04 Nec Corp デバイスの実装構造及びデバイスの実装方法

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS53141576A (en) * 1977-05-16 1978-12-09 Matsushita Electric Ind Co Ltd Fixing device of semiconductor
JPS5946086A (ja) * 1982-09-09 1984-03-15 イビデン株式会社 プリント配線基板とその製造方法
JPS5946087A (ja) * 1982-09-09 1984-03-15 イビデン株式会社 プリント配線基板

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS53141576A (en) * 1977-05-16 1978-12-09 Matsushita Electric Ind Co Ltd Fixing device of semiconductor
JPS5946086A (ja) * 1982-09-09 1984-03-15 イビデン株式会社 プリント配線基板とその製造方法
JPS5946087A (ja) * 1982-09-09 1984-03-15 イビデン株式会社 プリント配線基板

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006156610A (ja) * 2004-11-29 2006-06-15 Nidec Copal Electronics Corp 回路基板
JP2009123736A (ja) * 2007-11-12 2009-06-04 Nec Corp デバイスの実装構造及びデバイスの実装方法

Similar Documents

Publication Publication Date Title
JPS6413146U (pt-PT)
JPH0328742U (pt-PT)
JPS6117759U (ja) 発光器
JPS6413145U (pt-PT)
JPS62199948U (pt-PT)
JPS6186970U (pt-PT)
JPS62103252U (pt-PT)
JPS6413143U (pt-PT)
JPS6384941U (pt-PT)
JPS61102074U (pt-PT)
JPH01153648U (pt-PT)
JPH0351861U (pt-PT)
JPS62114401U (pt-PT)
JPS6249239U (pt-PT)
JPS6413144U (pt-PT)
JPS6377352U (pt-PT)
JPH0288240U (pt-PT)
JPH0236037U (pt-PT)
JPH0254239U (pt-PT)
JPS62166641U (pt-PT)
JPH0361303U (pt-PT)
JPS62172101U (pt-PT)
JPH01104042U (pt-PT)
JPH03104721U (pt-PT)
JPS61173191U (pt-PT)