JPS636141B2 - - Google Patents

Info

Publication number
JPS636141B2
JPS636141B2 JP12418280A JP12418280A JPS636141B2 JP S636141 B2 JPS636141 B2 JP S636141B2 JP 12418280 A JP12418280 A JP 12418280A JP 12418280 A JP12418280 A JP 12418280A JP S636141 B2 JPS636141 B2 JP S636141B2
Authority
JP
Japan
Prior art keywords
chip
pad
collet
package
tip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP12418280A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5748241A (en
Inventor
Tsuyoshi Aoki
Junichi Yano
Takehisa Sugawara
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP12418280A priority Critical patent/JPS5748241A/ja
Publication of JPS5748241A publication Critical patent/JPS5748241A/ja
Publication of JPS636141B2 publication Critical patent/JPS636141B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005—Apparatus not specifically provided for elsewhere
    • H01L21/67011—Apparatus for manufacture or treatment
    • H01L21/67144—Apparatus for mounting on conductive members, e.g. leadframes or conductors on insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/68—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for positioning, orientation or alignment
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
    • H01L24/75—Apparatus for connecting with bump connectors or layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/3201—Structure
    • H01L2224/32012—Structure relative to the bonding area, e.g. bond pad
    • H01L2224/32013—Structure relative to the bonding area, e.g. bond pad the layer connector being larger than the bonding area, e.g. bond pad
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Die Bonding (AREA)
JP12418280A 1980-09-08 1980-09-08 Bonding method for chip Granted JPS5748241A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP12418280A JPS5748241A (en) 1980-09-08 1980-09-08 Bonding method for chip

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12418280A JPS5748241A (en) 1980-09-08 1980-09-08 Bonding method for chip

Publications (2)

Publication Number Publication Date
JPS5748241A JPS5748241A (en) 1982-03-19
JPS636141B2 true JPS636141B2 (enrdf_load_stackoverflow) 1988-02-08

Family

ID=14879001

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12418280A Granted JPS5748241A (en) 1980-09-08 1980-09-08 Bonding method for chip

Country Status (1)

Country Link
JP (1) JPS5748241A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000294573A (ja) * 1999-04-07 2000-10-20 Casio Comput Co Ltd ボンディング装置
JP4030377B2 (ja) * 2002-07-24 2008-01-09 白光株式会社 電気部品取り除き装置

Also Published As

Publication number Publication date
JPS5748241A (en) 1982-03-19

Similar Documents

Publication Publication Date Title
US5796264A (en) Apparatus for manufacturing known good semiconductor dice
US6983536B2 (en) Method and apparatus for manufacturing known good semiconductor die
US5640762A (en) Method and apparatus for manufacturing known good semiconductor die
US5374888A (en) Electrical characteristics measurement method and measurement apparatus therefor
US4759675A (en) Chip selection in automatic assembly of integrated circuit
JP3429953B2 (ja) 微細金属バンプの製造方法および製造装置
EP0177558A1 (en) HANDLING OF INTEGRATED CIRCUITS.
KR100674440B1 (ko) 프로브 카드 제조 방법 및 장치
JP3583868B2 (ja) ボンディング装置
JPS636141B2 (enrdf_load_stackoverflow)
JP2006120827A (ja) 半導体装置の製造方法
US6856155B2 (en) Methods and apparatus for testing and burn-in of semiconductor devices
JP3129305B2 (ja) テストキャリア及びベアチップの検査方法
TW202201011A (zh) 具有改進的抓取結構的探針
JPH11135574A (ja) 超音波ボンディング用コレットおよびボンディング方法
JP2003086612A (ja) ダイボンディング方法
JPH0653294A (ja) プロービング装置
JPH022939A (ja) プローブ装置および検査方法
JP3119245B2 (ja) ウェハ検査用補助プローブカード及びウェハ検査方法
JPH03290940A (ja) プロービングマシンのウエハ載置台
JPS59186333A (ja) ボンデイング装置
JPS61152034A (ja) ウエハプロ−バ装置
TWI231370B (en) Method of soldering contact pins and the contact pins
JPH0287639A (ja) 回路基板構造
JPS62219937A (ja) 半導体ウエ−ハ