JPS6358854A - Component arrangement and formation system - Google Patents

Component arrangement and formation system

Info

Publication number
JPS6358854A
JPS6358854A JP61202955A JP20295586A JPS6358854A JP S6358854 A JPS6358854 A JP S6358854A JP 61202955 A JP61202955 A JP 61202955A JP 20295586 A JP20295586 A JP 20295586A JP S6358854 A JPS6358854 A JP S6358854A
Authority
JP
Japan
Prior art keywords
circuit
library
parts
circuit diagram
processing section
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP61202955A
Other languages
Japanese (ja)
Inventor
Yukio Imamura
幸男 今村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP61202955A priority Critical patent/JPS6358854A/en
Publication of JPS6358854A publication Critical patent/JPS6358854A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To realize an optimal parts arrangement by a method wherein a circuit symbol library, part library, mapping process section, and fairing process section are provided. CONSTITUTION:A circuit diagram 1 is inputted, circuit symbols used in the circuit diagram 1 serve as keys in a process of retrieval from a circuit symbol library 2, and necessary logical data are obtained. Further, by using the data obtained by the circuit symbol retrieval as keys, a part library 3 is scarched, whereby parts physical data are obtained. A process follows wherein the positioning of and the direction of arrangement of parts and the routing of wirings are determined, in reference to the positional relationship of the circuit symbols in the circuit diagram 1 and based on the parts physical data obtained from the part library 3 in the preceding process.

Description

【発明の詳細な説明】 (産業上の利用分野) 本発明はコンピュータを利用した電気系設計システムに
関し、特にプリント基板、LSI、あるいはハイブリッ
ドICなどの部品実装に関する。
DETAILED DESCRIPTION OF THE INVENTION (Field of Industrial Application) The present invention relates to an electrical system design system using a computer, and particularly to mounting of components such as printed circuit boards, LSIs, or hybrid ICs.

(従来の技術) 高密度のプリント基板、LSI、あるいはハイブリッド
ICなどの部品実装設計においては、コンピュータを利
用することが一般的となっている。
(Prior Art) Computers are commonly used in component mounting design for high-density printed circuit boards, LSIs, hybrid ICs, and the like.

従来の技術としては、プリント基板、LSI。Conventional technologies include printed circuit boards and LSI.

あるいはハイブリッドICなどを適当な大きさの格子で
区切夛、部品間の論理的接続が強いもの金隣り合った格
子上に配置してゆくと云う算法を利用した部品配置を採
用してい念。
Alternatively, parts placement using an algorithm that divides hybrid ICs into grids of appropriate size and arranges parts with strong logical connections on adjacent grids is recommended.

(発明が解決しようとする問題点) 上述した部品配置生成方式では、最初に配置する部品の
大きさや形状により以降の部品の配置位置が大きく変化
し、必ずしも設計者が意図した最適な部品配置にならな
いと云う欠点がある。
(Problems to be Solved by the Invention) In the above-mentioned component placement generation method, the placement positions of subsequent components vary greatly depending on the size and shape of the first placed component, and the placement of parts does not necessarily result in the optimum placement as intended by the designer. There is a drawback that it cannot be done.

本発明の目的は、回路図上の回路シンボルの情報ヲ浴納
した回路シンボルライブラリと、物理部品の情報を格納
した部品ライブラリとを参照して、回路図上の回路シン
ボルを物理部品に変換するマツピング処理を実行し、マ
ツピング処理の終了後に配置結果を整形化することによ
って上記欠点を除去し、最適な部品配置ttすることが
できるように構成した部品配置生成システムを提供する
ことにある。
An object of the present invention is to convert circuit symbols on a circuit diagram into physical components by referring to a circuit symbol library that stores information on circuit symbols on a circuit diagram and a parts library that stores information on physical components. It is an object of the present invention to provide a component placement generation system configured to eliminate the above-mentioned drawbacks and achieve optimal component placement tt by executing mapping processing and shaping the placement results after the mapping processing is completed.

(問題点を解決するための手段) 本発明による部品配置生成システムは回路シンボルライ
ブラリと、部品ライブラリと、マツピング処理部と、整
形化処理部とを具備して構成したものである。
(Means for Solving the Problems) A component placement generation system according to the present invention includes a circuit symbol library, a component library, a mapping processing section, and a shaping processing section.

回路シンボルライブラリは、回路図上の回路シンボルの
図形を格納するためのものである。
The circuit symbol library is for storing figures of circuit symbols on a circuit diagram.

部品ライブラリは、物理部品の情報を格納するためのも
のである。
The parts library is for storing information about physical parts.

マツピング処理部は、回路シンボルの相対位置を参照し
て回路シンボルを物理部品の情報に変換するためのもの
である。
The mapping processing section is for converting a circuit symbol into information about a physical component by referring to the relative position of the circuit symbol.

整形化処理部は、マツピング処理部による配置の結果全
整形化して配線レイアウトを確定するためのものである
The shaping processing section is for finalizing the wiring layout by shaping the entire arrangement result by the mapping processing section.

(実 施例) 次に、本発明について図面を参照して説明する。(Example) Next, the present invention will be explained with reference to the drawings.

第1図は、本発明による部品配電生成システムを実現す
る一実施例を示すブロック図である。
FIG. 1 is a block diagram showing an embodiment of a component power distribution generation system according to the present invention.

第1図において、1は本システムに入力される回路図、
2は回路シンボルの図形情報、入出力ピン数、およびそ
の属性より成る回路シンボルの情報を格納する丸めの回
路シンボルライブラリ、3は部品のピン数およびピン間
隔より成る物理情報を格納するための部品ライブラリ、
4は回路図1よシ回路シンボル、および論理接続情報な
どの必要な情報を取出し、それらの情報と回路シンボル
ライブラリ2および部品ライブラリ3からの情報を合せ
て、部品配置を決定するためのマツピング処理部、5は
マツピング処理部4で得らnた結果を整形化して電気的
に正しい配置にするための整形化処理部、6は最終的な
実装結果のデータである。
In FIG. 1, 1 is a circuit diagram input to this system,
2 is a rounded circuit symbol library that stores circuit symbol information consisting of graphical information of circuit symbols, the number of input/output pins, and their attributes; 3 is a component for storing physical information consisting of the number of pins of parts and pin spacing; Library,
4 is a mapping process for extracting necessary information such as circuit symbols and logical connection information from the circuit diagram 1, and combining that information with information from the circuit symbol library 2 and parts library 3 to determine the component placement. A section 5 is a shaping processing section for shaping the result obtained by the mapping processing section 4 to provide an electrically correct arrangement, and a section 6 is data of the final mounting result.

第2図(a)〜(C)は、第1図のシステムにより回路
図の部品配置が決定されるもようを示す説明図である。
FIGS. 2(a) to 2(C) are explanatory diagrams showing how the arrangement of components in a circuit diagram is determined by the system of FIG. 1.

以下に、本シ玉テムの動作を説明する。The operation of this system will be explained below.

例えば、第2図(a)に示すような回路図1を入力する
と、そこに記述されている回路シンボルをキーとして回
路シンボルライブラリ2を検索し、必要な論理データを
取得する。さらに、回路シンボルの検索結果から得られ
たデータをキーとし、部品ライブラリ3t−検索し、部
品の物理データを取得する。次に、回路図上の回路シン
ボル同志の相対位置、および回路シンボルの接続情報を
参照しながら、先に取得した部品データよ)部品の配置
位置、配置方向、および配線の径路を決定してゆく。
For example, when a circuit diagram 1 as shown in FIG. 2(a) is input, the circuit symbol library 2 is searched using the circuit symbols described therein as keys to obtain necessary logic data. Furthermore, using the data obtained from the circuit symbol search results as a key, the parts library 3t is searched to obtain physical data of the parts. Next, while referring to the relative positions of the circuit symbols on the circuit diagram and the connection information of the circuit symbols, determine the placement position, placement direction, and wiring route of the components (based on the previously obtained component data). .

得られた結果の一例を第2図(b)に示す。An example of the obtained results is shown in FIG. 2(b).

この状態では、部品の重なフや配置パターンの回路ショ
ートが存在するので、整形処理を行って最終的な実装図
を作成する。第2図(C)に、整形後の状態例を示す。
In this state, there are overlapping parts and circuit shorts in the layout pattern, so a final mounting diagram is created by performing a shaping process. FIG. 2(C) shows an example of the state after shaping.

(発明の効果) 以上説明したように本発明は、回路図上の回路シンボル
の相対位置を参照し、部品実装位置を決定することによ
り、短時間で部品の最適配置位置を決定することができ
、さらに回路図のイメージがそのまま実装図になるので
、設計者にとっても理解しやすいと云う効果がある。
(Effects of the Invention) As explained above, the present invention makes it possible to determine the optimum placement position of components in a short time by referring to the relative positions of circuit symbols on the circuit diagram and determining the component mounting positions. Moreover, since the image of the circuit diagram becomes the actual implementation diagram, it has the effect of being easier for designers to understand.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は、本発明による部品配置生成システムを実現す
る一実施例を示すブロック図である。 第2図(a)〜(C)は、第1図のシステムにより回路
図の部品配置が決定されるもようを示す説明図である。 1・・・回路図  2・・・回路シンボルライブラリ3
・・・部品ライブラリ 4・・・マツピング処理部  5・・・整形処理部6・
・・実装データ 特許出願人  日本電気株式会社 代理人 弁理士 井 ノ  ロ   壽才1図 22図 (α)
FIG. 1 is a block diagram showing an embodiment of a component placement generation system according to the present invention. FIGS. 2(a) to 2(C) are explanatory diagrams showing how the arrangement of components in a circuit diagram is determined by the system of FIG. 1. 1... Circuit diagram 2... Circuit symbol library 3
... Parts library 4 ... Mapping processing section 5 ... Shaping processing section 6.
...Installation data patent applicant NEC Corporation representative Patent attorney Jusai Inoro Figure 1 Figure 22 (α)

Claims (1)

【特許請求の範囲】[Claims] 回路図上の回路シンボルの図形を格納するための回路シ
ンボルライブラリと、物理部品の情報を格納するための
部品ライブラリと、前記回路シンボルの相対位置を参照
して前記回路シンボルを前記物理部品の情報に変換する
ためのマッピング処理部と、前記マッピング処理部によ
る配置の結果を整形化して配線レイアウトを確定するた
めの整形化処理部とを具備して構成したことを特徴とす
る部品配置生成システム。
A circuit symbol library for storing shapes of circuit symbols on a circuit diagram, a parts library for storing information on physical parts, and a circuit symbol library for storing information on the physical parts by referring to the relative positions of the circuit symbols. 1. A component placement generation system comprising: a mapping processing section for converting the wiring layout into a wiring layout; and a shaping processing section for shaping the placement result by the mapping processing section to determine a wiring layout.
JP61202955A 1986-08-29 1986-08-29 Component arrangement and formation system Pending JPS6358854A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61202955A JPS6358854A (en) 1986-08-29 1986-08-29 Component arrangement and formation system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61202955A JPS6358854A (en) 1986-08-29 1986-08-29 Component arrangement and formation system

Publications (1)

Publication Number Publication Date
JPS6358854A true JPS6358854A (en) 1988-03-14

Family

ID=16465931

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61202955A Pending JPS6358854A (en) 1986-08-29 1986-08-29 Component arrangement and formation system

Country Status (1)

Country Link
JP (1) JPS6358854A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02128446A (en) * 1988-11-08 1990-05-16 Fujitsu Ltd Manufacture of semiconductor device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02128446A (en) * 1988-11-08 1990-05-16 Fujitsu Ltd Manufacture of semiconductor device

Similar Documents

Publication Publication Date Title
KR100413861B1 (en) Method and apparatus to distribute spare cells within a standard cell region of an integrated circuit
Case et al. Solid logic design automation
JPS6358854A (en) Component arrangement and formation system
JP4998150B2 (en) Floor plan editing device for semiconductor integrated circuits
TW569108B (en) Method of combining power lines to form standard logic unit database
JP4248925B2 (en) Automatic floor plan determination method
JP3018714B2 (en) CAD equipment
Avenier Digitizing, layout, rule checking—The everyday tasks of chip designers
JP2000207438A (en) Printed wiring board design supporting device
Goto et al. lambda, an integrated master-slice LSI CAD system
JP2001308189A (en) Semiconductor integrated circuit device and method for routing clock line and recording medium
JP2666915B2 (en) Automatic placement and routing equipment
JPH06216249A (en) Automatic layout design system for ic chip
JP2746018B2 (en) Test pattern editing method
JPH11259555A (en) Design method for macro
JPH0964287A (en) Metallic wiring formation method
Matsuda et al. LAMBDA: A Quick, Low Cost Layout Design System for Master-Slice LSIs
JP3052847B2 (en) LSI layout method
JP2940124B2 (en) Substrate CAD system
JPH05235167A (en) Automatic wiring system
JP2993165B2 (en) How to create electrical circuit drawings
CN117952062A (en) Method and system for rapidly determining integrated circuit netlist information by simplifying wiring
Graff et al. Solid logic design automation
JPS62251964A (en) Circuit diagram outputting system
JPH0944535A (en) Layout editing method