JPS6349806B2 - - Google Patents
Info
- Publication number
- JPS6349806B2 JPS6349806B2 JP57088571A JP8857182A JPS6349806B2 JP S6349806 B2 JPS6349806 B2 JP S6349806B2 JP 57088571 A JP57088571 A JP 57088571A JP 8857182 A JP8857182 A JP 8857182A JP S6349806 B2 JPS6349806 B2 JP S6349806B2
- Authority
- JP
- Japan
- Prior art keywords
- segment
- address
- virtual
- page table
- page
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000000034 method Methods 0.000 claims description 49
- 238000006243 chemical reaction Methods 0.000 claims description 44
- 230000015654 memory Effects 0.000 claims description 33
- 230000006870 function Effects 0.000 claims description 22
- 238000006073 displacement reaction Methods 0.000 claims description 9
- 238000010586 diagram Methods 0.000 description 13
- 101000577619 Homo sapiens Profilin-1 Proteins 0.000 description 7
- 102100028857 Profilin-1 Human genes 0.000 description 7
- 101000619345 Homo sapiens Profilin-2 Proteins 0.000 description 2
- 102100022555 Profilin-2 Human genes 0.000 description 2
- 101150100956 VSP2 gene Proteins 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
Landscapes
- Memory System Of A Hierarchy Structure (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57088571A JPS58205973A (ja) | 1982-05-25 | 1982-05-25 | アドレス変換方式 |
| US06/495,615 US4654777A (en) | 1982-05-25 | 1983-05-18 | Segmented one and two level paging address translation system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57088571A JPS58205973A (ja) | 1982-05-25 | 1982-05-25 | アドレス変換方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58205973A JPS58205973A (ja) | 1983-12-01 |
| JPS6349806B2 true JPS6349806B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1988-10-05 |
Family
ID=13946548
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57088571A Granted JPS58205973A (ja) | 1982-05-25 | 1982-05-25 | アドレス変換方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58205973A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0793220A (ja) * | 1993-09-20 | 1995-04-07 | Agency Of Ind Science & Technol | 仮想記憶管理方式 |
-
1982
- 1982-05-25 JP JP57088571A patent/JPS58205973A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS58205973A (ja) | 1983-12-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4654777A (en) | Segmented one and two level paging address translation system | |
| US5864876A (en) | DMA device with local page table | |
| US4218743A (en) | Address translation apparatus | |
| US5752275A (en) | Translation look-aside buffer including a single page size translation unit | |
| US3761881A (en) | Translation storage scheme for virtual memory system | |
| JP2625385B2 (ja) | マルチプロセッサシステム | |
| JPH1091525A (ja) | 変換索引バッファ及びメモリ管理システム | |
| JP3439167B2 (ja) | コンピュータ・システムにおいてディレクトリ構造を含むメイン・メモリの内容にアドレスするための方法および装置 | |
| US5132927A (en) | System for cache space allocation using selective addressing | |
| US5991848A (en) | Computing system accessible to a split line on border of two pages within one cycle | |
| JP2768503B2 (ja) | 仮想記憶アドレス空間アクセス制御方式 | |
| JPS6349806B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| JPS6349807B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| JPS63244152A (ja) | 拡張記憶装置アクセス制御装置 | |
| GB2221066A (en) | Address translation for I/O controller | |
| US20060085569A1 (en) | Method for minimizing the translation overhead for large I/O transfers | |
| JPS6149703B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| JPS5858752B2 (ja) | アドレス変換装置 | |
| JPH1091527A (ja) | 記憶装置および記録媒体 | |
| JPH07152710A (ja) | マルチプロセサシステム | |
| JPH0320777B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| JPS6143744B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| JPS63186347A (ja) | 記憶装置 | |
| JPH07152653A (ja) | データ処理装置 | |
| JPS608971A (ja) | 中央処理装置 |