JPS6346613B2 - - Google Patents
Info
- Publication number
- JPS6346613B2 JPS6346613B2 JP54135402A JP13540279A JPS6346613B2 JP S6346613 B2 JPS6346613 B2 JP S6346613B2 JP 54135402 A JP54135402 A JP 54135402A JP 13540279 A JP13540279 A JP 13540279A JP S6346613 B2 JPS6346613 B2 JP S6346613B2
- Authority
- JP
- Japan
- Prior art keywords
- transistor
- gate
- output point
- node
- power supply
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/01—Modifications for accelerating switching
- H03K19/017—Modifications for accelerating switching in field-effect transistor circuits
- H03K19/01707—Modifications for accelerating switching in field-effect transistor circuits in asynchronous circuits
- H03K19/01714—Modifications for accelerating switching in field-effect transistor circuits in asynchronous circuits by bootstrapping, i.e. by positive feed-back
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Manipulation Of Pulses (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13540279A JPS5658331A (en) | 1979-10-19 | 1979-10-19 | Clock driver circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13540279A JPS5658331A (en) | 1979-10-19 | 1979-10-19 | Clock driver circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5658331A JPS5658331A (en) | 1981-05-21 |
| JPS6346613B2 true JPS6346613B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1988-09-16 |
Family
ID=15150872
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP13540279A Granted JPS5658331A (en) | 1979-10-19 | 1979-10-19 | Clock driver circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5658331A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH038607U (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * | 1989-06-14 | 1991-01-28 |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS57133589A (en) * | 1981-02-12 | 1982-08-18 | Fujitsu Ltd | Semiconductor circuit |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS536379Y2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * | 1972-05-22 | 1978-02-17 |
-
1979
- 1979-10-19 JP JP13540279A patent/JPS5658331A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH038607U (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * | 1989-06-14 | 1991-01-28 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5658331A (en) | 1981-05-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4321661A (en) | Apparatus for charging a capacitor | |
| US5870345A (en) | Temperature independent oscillator | |
| EP0030813B1 (en) | Boosting circuits | |
| US4398100A (en) | Booster circuit | |
| JPS5937895B2 (ja) | 遅延回路 | |
| US4484092A (en) | MOS Driver circuit having capacitive voltage boosting | |
| JPH02177716A (ja) | 昇圧回路 | |
| EP0646924B1 (en) | Voltage booster circuit for generating both positive and negative boosted voltages | |
| JPH0368473B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| EP0032017B1 (en) | Bootstrap circuit | |
| JPH0324092B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| US4239991A (en) | Clock voltage generator for semiconductor memory | |
| US5134317A (en) | Booster circuit for a semiconductor memory device | |
| US4352996A (en) | IGFET Clock generator circuit employing MOS boatstrap capacitive drive | |
| JP3698550B2 (ja) | ブースト回路及びこれを用いた半導体装置 | |
| US4468576A (en) | Inverter circuit having transistors operable in a shallow saturation region for avoiding fluctuation of electrical characteristics | |
| US4897559A (en) | Variable clock delay circuit utilizing the R-C time constant | |
| JPS6346613B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| US4239990A (en) | Clock voltage generator for semiconductor memory with reduced power dissipation | |
| JPS6141408B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| JP3190940B2 (ja) | 昇圧回路 | |
| US4611134A (en) | Bootstrap driving circuit | |
| JPH0430207B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| JPS58188388A (ja) | 半導体記憶装置 | |
| JPH097371A (ja) | 昇圧電圧供給回路 |