JPS6337979B2 - - Google Patents
Info
- Publication number
- JPS6337979B2 JPS6337979B2 JP14983379A JP14983379A JPS6337979B2 JP S6337979 B2 JPS6337979 B2 JP S6337979B2 JP 14983379 A JP14983379 A JP 14983379A JP 14983379 A JP14983379 A JP 14983379A JP S6337979 B2 JPS6337979 B2 JP S6337979B2
- Authority
- JP
- Japan
- Prior art keywords
- transistor
- input
- collector
- whose
- input transistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000010586 diagram Methods 0.000 description 5
- 230000000694 effects Effects 0.000 description 3
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 229920006395 saturated elastomer Polymers 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/082—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using bipolar transistors
- H03K19/086—Emitter coupled logic
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14983379A JPS5672535A (en) | 1979-11-19 | 1979-11-19 | Logical circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14983379A JPS5672535A (en) | 1979-11-19 | 1979-11-19 | Logical circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5672535A JPS5672535A (en) | 1981-06-16 |
JPS6337979B2 true JPS6337979B2 (enrdf_load_html_response) | 1988-07-27 |
Family
ID=15483653
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP14983379A Granted JPS5672535A (en) | 1979-11-19 | 1979-11-19 | Logical circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5672535A (enrdf_load_html_response) |
-
1979
- 1979-11-19 JP JP14983379A patent/JPS5672535A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5672535A (en) | 1981-06-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4806796A (en) | Active load for emitter coupled logic gate | |
US4647799A (en) | Full and fractional swing with adjustable high level ECL gate using a single current source | |
US4754171A (en) | High speed low power emitter coupled logic circuit | |
GB1598899A (en) | Logic circuits | |
US3962590A (en) | TTL compatible logic gate circuit | |
US3946246A (en) | Fully compensated emitter coupled logic gate | |
JPS6337979B2 (enrdf_load_html_response) | ||
US4219744A (en) | DC-Coupled Schmitt trigger circuit with input impedance peaking for increasing switching speed | |
JP2760017B2 (ja) | 論理回路 | |
US5402013A (en) | Common mode logic multiplexer configuration | |
JPS644340B2 (enrdf_load_html_response) | ||
JP2570492B2 (ja) | 半導体回路 | |
US3031584A (en) | Logical circuits using junction transistors | |
JPS6120151B2 (enrdf_load_html_response) | ||
JPH0331014B2 (enrdf_load_html_response) | ||
JPS6151447B2 (enrdf_load_html_response) | ||
JPS6316047B2 (enrdf_load_html_response) | ||
JPH0736518B2 (ja) | 半導体集積回路 | |
JPH0221176B2 (enrdf_load_html_response) | ||
JP2695791B2 (ja) | 半導体出力回路 | |
JPS6128257B2 (enrdf_load_html_response) | ||
US3300654A (en) | Schmitt trigger with active collector to base coupling | |
SU1166296A1 (ru) | Логический элемент | |
JPS62610B2 (enrdf_load_html_response) | ||
JP2672969B2 (ja) | Ecl回路 |