JPS6337509B2 - - Google Patents
Info
- Publication number
- JPS6337509B2 JPS6337509B2 JP54171748A JP17174879A JPS6337509B2 JP S6337509 B2 JPS6337509 B2 JP S6337509B2 JP 54171748 A JP54171748 A JP 54171748A JP 17174879 A JP17174879 A JP 17174879A JP S6337509 B2 JPS6337509 B2 JP S6337509B2
- Authority
- JP
- Japan
- Prior art keywords
- single crystal
- amorphous
- emitter
- semiconductor region
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/40—Crystalline structures
Landscapes
- Bipolar Transistors (AREA)
- Recrystallisation Techniques (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP17174879A JPS5696860A (en) | 1979-12-29 | 1979-12-29 | Semiconductor device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP17174879A JPS5696860A (en) | 1979-12-29 | 1979-12-29 | Semiconductor device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5696860A JPS5696860A (en) | 1981-08-05 |
| JPS6337509B2 true JPS6337509B2 (enExample) | 1988-07-26 |
Family
ID=15928952
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP17174879A Granted JPS5696860A (en) | 1979-12-29 | 1979-12-29 | Semiconductor device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5696860A (enExample) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| NL8403005A (nl) * | 1984-10-02 | 1986-05-01 | Imec Interuniversitair Micro E | Werkwijze voor het vervaardigen van een bipolaire heterojunctietransistor en bipolaire heterojunctie-transistor vervaardigd volgens de werkwijze. |
| GB8507624D0 (en) * | 1985-03-23 | 1985-05-01 | Standard Telephones Cables Ltd | Semiconductor devices |
-
1979
- 1979-12-29 JP JP17174879A patent/JPS5696860A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5696860A (en) | 1981-08-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4379726A (en) | Method of manufacturing semiconductor device utilizing outdiffusion and epitaxial deposition | |
| US5734183A (en) | Heterojunction bipolar transistor structure | |
| US4920062A (en) | Manufacturing method for vertically conductive semiconductor devices | |
| US3703420A (en) | Lateral transistor structure and process for forming the same | |
| US3460009A (en) | Constant gain power transistor | |
| US4009484A (en) | Integrated circuit isolation using gold-doped polysilicon | |
| US3725145A (en) | Method for manufacturing semiconductor devices | |
| US3575742A (en) | Method of making a semiconductor device | |
| Matsushita et al. | A SIPOS-Si heterojunction transistor | |
| JPS6337509B2 (enExample) | ||
| US3872494A (en) | Field-contoured high speed, high voltage transistor | |
| US4132573A (en) | Method of manufacturing a monolithic integrated circuit utilizing epitaxial deposition and simultaneous outdiffusion | |
| US3455748A (en) | Method of making a narrow base transistor | |
| JPS5596675A (en) | Semiconductor device | |
| JPH0547913A (ja) | 半導体装置の製造方法 | |
| US3443174A (en) | L-h junction lateral transistor | |
| JPH0142144B2 (enExample) | ||
| JP2003152197A (ja) | 半導体素子 | |
| US3959810A (en) | Method for manufacturing a semiconductor device and the same | |
| KR800001124B1 (ko) | 반도체 장치 | |
| JPH0529332A (ja) | ヘテロ接合バイポーラトランジスタとその製造方法 | |
| KR800000888B1 (ko) | 반도체 장치 | |
| EP0231656B1 (en) | Silicon semiconductor device | |
| JPH02205033A (ja) | バイポーラトランジスタおよびその製造方法 | |
| JP4691224B2 (ja) | 注入ステップを使用して半導体デバイスを製造する方法およびこの方法により製造されるデバイス |