JPS6337402B2 - - Google Patents

Info

Publication number
JPS6337402B2
JPS6337402B2 JP12529080A JP12529080A JPS6337402B2 JP S6337402 B2 JPS6337402 B2 JP S6337402B2 JP 12529080 A JP12529080 A JP 12529080A JP 12529080 A JP12529080 A JP 12529080A JP S6337402 B2 JPS6337402 B2 JP S6337402B2
Authority
JP
Japan
Prior art keywords
shift register
interlock information
shift
microcontrollers
register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP12529080A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5750044A (en
Inventor
Kazuyoshi Asada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP12529080A priority Critical patent/JPS5750044A/ja
Publication of JPS5750044A publication Critical patent/JPS5750044A/ja
Publication of JPS6337402B2 publication Critical patent/JPS6337402B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4208—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus
    • G06F13/4213—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus with asynchronous protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Management, Administration, Business Operations System, And Electronic Commerce (AREA)
  • Multi Processors (AREA)
  • Control By Computers (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Small-Scale Networks (AREA)
  • Selective Calling Equipment (AREA)
JP12529080A 1980-09-11 1980-09-11 Composite microcontroller system Granted JPS5750044A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP12529080A JPS5750044A (en) 1980-09-11 1980-09-11 Composite microcontroller system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12529080A JPS5750044A (en) 1980-09-11 1980-09-11 Composite microcontroller system

Publications (2)

Publication Number Publication Date
JPS5750044A JPS5750044A (en) 1982-03-24
JPS6337402B2 true JPS6337402B2 (it) 1988-07-25

Family

ID=14906412

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12529080A Granted JPS5750044A (en) 1980-09-11 1980-09-11 Composite microcontroller system

Country Status (1)

Country Link
JP (1) JPS5750044A (it)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07113843B2 (ja) * 1982-10-22 1995-12-06 株式会社日立製作所 サブシステムの協調化方法
DD226236A1 (de) * 1984-07-25 1985-08-21 Warnke Umformtech Veb K Freiprogrammierbares steuerungssystem fuer werkzeugmaschinenkomplexe, beispielsweise fuer pressenkomplexe
JPS6143041A (ja) * 1984-08-07 1986-03-01 Amada Co Ltd Ｆａネツトワ−クシステム
DE69233568T2 (de) * 1991-09-10 2006-08-10 Smc K.K. Durch Flüssigkeitsdruck betätigte Vorrichtung

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4895147A (it) * 1972-03-16 1973-12-06

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4895147A (it) * 1972-03-16 1973-12-06

Also Published As

Publication number Publication date
JPS5750044A (en) 1982-03-24

Similar Documents

Publication Publication Date Title
US3587044A (en) Digital communication system
EP0078389B1 (en) Bus contention resolution in data processing apparatus having multiple independant users
EP0380680B1 (en) Series controller
CA1184311A (en) Peripheral interface adapter circuit for use in i/o controller card having multiple modes of operation
US4271480A (en) Apparatus enabling the transfer of data blocks of variable lengths between two memory interfaces of different widths
EP0433520B1 (en) Elastic configurable buffer for buffering asynchronous data
US4110837A (en) Apparatus for the sorting of records overlapped with loading and unloading of records into a storage apparatus
JPH0619754B2 (ja) 情報処理システムおよびデータ処理方法
GB1568474A (en) Data processing apparatus
JPS6337402B2 (it)
CN1269331C (zh) 基于数字信号处理器同步串行接口的数据发送和接收方法
US3270321A (en) Selective data sampling system
JP2527771B2 (ja) プログラマブル・オ―トマトンにおける入力制御回路
US4065639A (en) Synchronous transmission control system
US4347582A (en) Central timer unit for buffering control data in a telecommunications system
US4959843A (en) Content induced transaction overlap (CITO) block transmitter
US3520000A (en) Two-dimensional delay line memory
JPH088579B2 (ja) 直列制御装置
US20050117574A1 (en) Data transmission system, terminal device, data transmission method, and recording medium
US3582894A (en) Coded signal transmission system
US4387446A (en) Stack control system
SU1559349A1 (ru) Устройство дл сопр жени ЦВМ с группой абонентов
EP0076494B1 (en) Data transmission bus system for a plurality of processors
RU2012043C1 (ru) Контроллер
US3432815A (en) Switching logic for a two-dimensional memory