JPS63248199A - Multilayer interconnection circuit board - Google Patents

Multilayer interconnection circuit board

Info

Publication number
JPS63248199A
JPS63248199A JP8123187A JP8123187A JPS63248199A JP S63248199 A JPS63248199 A JP S63248199A JP 8123187 A JP8123187 A JP 8123187A JP 8123187 A JP8123187 A JP 8123187A JP S63248199 A JPS63248199 A JP S63248199A
Authority
JP
Japan
Prior art keywords
glass
weight
softening point
parts
circuit board
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP8123187A
Other languages
Japanese (ja)
Inventor
重憲 青木
佳彦 今中
亀原 伸男
丹羽 紘一
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP8123187A priority Critical patent/JPS63248199A/en
Publication of JPS63248199A publication Critical patent/JPS63248199A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/03Use of materials for the substrate
    • H05K1/0306Inorganic insulating substrates, e.g. ceramic, glass
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/46Manufacturing multilayer circuits
    • H05K3/4644Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
    • H05K3/4673Application methods or materials of intermediate insulating layers not specially adapted to any one of the previous methods of adding a circuit layer
    • H05K3/4676Single layer compositions

Landscapes

  • Glass Compositions (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【発明の詳細な説明】 〔J既  要〕 シリカ含量96〜100重¥%のガラスと、軟化点10
00℃以下のガラスとの重量比が20 : 80〜80
 : 20である合量100重量部に対して、アルミナ
2〜10重量部を含む組成物を焼成して得たガラスセラ
ミックを絶縁材料とする多層配線回路基板。
[Detailed Description of the Invention] [J Already Required] Glass with a silica content of 96 to 100% by weight and a softening point of 10
Weight ratio with glass below 00℃ is 20:80~80
A multilayer wiring circuit board using, as an insulating material, a glass ceramic obtained by firing a composition containing 2 to 10 parts by weight of alumina based on 100 parts by weight of a total of 100 parts by weight.

〔産業上の利用分野〕[Industrial application field]

本発明は、信号の高速伝送が可能な多層配線回路基板に
関する。
The present invention relates to a multilayer wiring circuit board capable of high-speed signal transmission.

〔従来の技術〕[Conventional technology]

多層配線回路基板は、導体材料として、体積!L(抗率
が小さい銅または金を使用することが有利であり、また
セラミック材料としては、・これらの導体材料の融点よ
り低い温度において緻密に焼成することができ、しかも
熱膨張係数が小さくて、焼成1々の冷却過程においてグ
ラツクを生じないことが必要であり、かつ焼成体は誘電
率が小さくて信号の高速伝送を可能にすることが望まし
い。
Multilayer wiring circuit boards can be used as conductive materials to reduce volume! L (It is advantageous to use copper or gold, which has a small resistivity, and as a ceramic material, it can be fired densely at a temperature lower than the melting point of these conductor materials, and has a small coefficient of thermal expansion. It is necessary that no cracks occur during the cooling process of each fired product, and it is desirable that the fired product has a low dielectric constant to enable high-speed signal transmission.

セラミック材料のうちで、石英ガラスは誘電率が(3,
8と最も小さいが、軟化点が1400℃以上であって、
)1,1または金と同時に焼成することができない。高
シリカガラスに低軟化点ガラスを混合して焼成すれば、
高シリカガラスを粒子として低軟化点ガラス中に含む状
態のセラミック材料を得ることができる。しかし、低軟
化点ガラスは高l!:aにおいてR201などを含むフ
ラックス相と、5i02相とに分相し、5i02相がク
リストバライトに相転移して結晶化し、これは熱膨張係
数が大きい。従ってクリストバライト相の転移を防止す
る必要がある。
Among ceramic materials, quartz glass has a dielectric constant of (3,
8, which is the smallest, but has a softening point of 1400°C or higher,
)1,1 or cannot be fired simultaneously with gold. If you mix high silica glass with low softening point glass and fire it,
A ceramic material containing high silica glass as particles in low softening point glass can be obtained. However, low softening point glass has high l! :a is separated into a flux phase containing R201 and the like and a 5i02 phase, and the 5i02 phase undergoes a phase transition to crystallize into cristobalite, which has a large coefficient of thermal expansion. Therefore, it is necessary to prevent cristobalite phase transition.

たとえば、特開昭59−11700号は恨または銅を導
体材料とし、絶縁材料がシリカ、および軟化点1050
℃以下のガラスを含んで形成されたセラミックの多層配
線回路基板を開示する。得られたセラミック材料は誘電
率が4.2〜5.2とがなり小さい値を示す。しかしこ
の公開公報には記載されていないが、焼成後の冷却過程
においてクラックが入り易い欠点を有することが推定さ
れる。
For example, in JP-A-59-11700, the conductor material is copper or copper, the insulating material is silica, and the softening point is 1050.
Disclosed is a ceramic multilayer wiring circuit board formed of glass having a temperature of 0.degree. C. or less. The obtained ceramic material exhibits a small dielectric constant of 4.2 to 5.2. However, although it is not described in this publication, it is presumed that it has the disadvantage of being susceptible to cracking during the cooling process after firing.

〔発明が解決しようとする問題点〕[Problem that the invention seeks to solve]

高シリカガラスと、低軟化点ガラスとを含むガラスセラ
ミック組成物を焼成した絶縁材料は、誘電率が小さいが
、クラックが入り易い。
An insulating material obtained by firing a glass-ceramic composition containing high silica glass and low softening point glass has a low dielectric constant, but is susceptible to cracks.

〔問題点を解決するための手段〕[Means for solving problems]

上記間匙点は、シリカ含量96〜100重量%のガラス
と、軟化点1000℃以下のガラスとの重量比が20 
: )(0〜80 : 20である合量100重量部に
対して、アルミナ2〜10重量部を含む組成物を焼成し
てi(tたガラスセラミックを絶縁材料とすることを特
徴とする多層配線回路基板によって解決することができ
る。
The above-mentioned spoon point is determined when the weight ratio of glass with a silica content of 96 to 100% by weight and glass with a softening point of 1000°C or less is 20%.
: ) (0 to 80 : 20, with respect to a total amount of 100 parts by weight, a composition containing 2 to 10 parts by weight of alumina is fired to produce a multilayer glass ceramic as an insulating material. This problem can be solved by a printed circuit board.

〔作 用〕[For production]

軟化点が1000℃以下と低いガラスがクリリスパライ
トに相転移することをアルミナの添加によって防1トし
て、熱膨張係数を小さく保ち、焼成冷却時にクラックが
発生することを防止する。高シリカガラスおよび低軟化
点ガラスの含量100重頃部に対して、アルミナ添加量
が10重量部を超えろときは、焼成体の誘電率が大きく
なり、また2E1【置部より少ないときは低軟化点ガラ
スがクリストバライトに相転移して熱膨張係数が大きく
なり、焼成冷却時にクランクが入る。なお高シリカガラ
スおよび低軟化点ガラスの合l 100@星部に対して
アルミナ10重量部を加えるときに、低軟化点ガラスが
20重量部より少なく、高シリカガラスが80重量部よ
り多いと、緻密な焼成体を得られない。また、前記合l
 100重量部に対してアルミナ2重量部を加えるとき
に、低軟化点ガラスが80重量部より多く、高シリカガ
ラスが20重量部より少ないと、焼成時に形状が変化す
る。
The addition of alumina prevents the glass, which has a low softening point of 1000° C. or lower, from undergoing a phase transition to cririsparite, keeps the coefficient of thermal expansion small, and prevents cracks from occurring during firing and cooling. When the amount of alumina added exceeds 10 parts by weight to 100 parts by weight of high silica glass and low softening point glass, the dielectric constant of the fired product increases, and when it is less than 2E1, the softening temperature decreases. The point glass undergoes a phase transition to cristobalite, increasing its coefficient of thermal expansion, and cranking occurs during firing and cooling. Furthermore, when adding 10 parts by weight of alumina to 100 parts by weight of a combination of high silica glass and low softening point glass, if the low softening point glass is less than 20 parts by weight and the high silica glass is more than 80 parts by weight, A dense fired body cannot be obtained. In addition, the above combination
When adding 2 parts by weight of alumina to 100 parts by weight, if the low softening point glass is more than 80 parts by weight and the high silica glass is less than 20 parts by weight, the shape will change during firing.

〔実施例〕〔Example〕

1庭■土 誘電率3.8の石英ガラス、およびSin□81重量9
イ、R20i13jtj量%、AI+0* 2重量%、
Na204重量%からなり、軟化点820℃の低軟化点
ガラスを用いた。
1 garden ■ Quartz glass with soil dielectric constant 3.8, and Sin□81 weight 9
A, R20i13jtj amount%, AI+0* 2% by weight,
A low softening point glass containing 204% by weight of Na and having a softening point of 820° C. was used.

このガラスの誘電率は4.6であった。このガラス、石
英ガラス、アルミナの各粉末(平均粒径はいずれも3μ
m)を重量比で30ニア0:3になるように秤量し、常
法によりバインダとしてポリビニルブチラール、可塑剤
としてジブチルフタレート、溶剤としてメチルエチルケ
トンを加えて湿式混合したのら、ドクターブレード法に
より厚み300μmのグリーンシートを形成した。
The dielectric constant of this glass was 4.6. Each powder of glass, quartz glass, and alumina (average particle size is 3 μm)
m) was weighed so that the weight ratio was 30nia 0:3, polyvinyl butyral as a binder, dibutyl phthalate as a plasticizer, and methyl ethyl ketone as a solvent were added and wet mixed using a conventional method, and a thickness of 300 μm was obtained using a doctor blade method. A green sheet was formed.

ごのグリーンシートを100+nに打ち抜くとともにス
ルーホールを孔開けしたのち、銅導体ペーストをスクリ
ーン印刷して配線パターンを形成し、これを位置合せし
て10層積層し、130℃の温度でプレスし、一体化し
てから窒素気流中で約100(1℃の温度で4時間にゲ
っで焼成し多層ガラス回路基板を形成した。
After punching out a 100+n green sheet and drilling through holes, we screen printed copper conductor paste to form a wiring pattern, aligned this, stacked 10 layers, and pressed at a temperature of 130°C. After the integration, they were fired in a nitrogen stream at a temperature of about 100°C (1°C) for 4 hours to form a multilayer glass circuit board.

測定の結果、この基板の誘電率は4.2と小さく、密度
は99%と高くて緻密であり、また熱膨張係数は2. 
Ox 10−’/ ℃と小さかった。
As a result of measurements, this substrate has a low dielectric constant of 4.2, a high density of 99%, and a thermal expansion coefficient of 2.
It was as small as Ox 10-'/°C.

実り計りJ− 誘電率3.8の96重量%シリカ含有ガラス、およびS
iO□70重量%、Bzo*25重量%、AI!033
重h!%、Nf1202重星%からなる軟化点710℃
、誘電率4.1の低軟化点ガラスを用いたことの他は、
実施例1と同様の工程で多層ガラス基板を作製した。
Fertility J - 96% silica-containing glass with dielectric constant 3.8, and S
iO□70% by weight, Bzo*25% by weight, AI! 033
Heavy h! %, Nf1202 double star%, softening point 710℃
, except that low softening point glass with a dielectric constant of 4.1 was used.
A multilayer glass substrate was produced using the same steps as in Example 1.

4(11定の結果、この基板の誘電率は4.1と小さく
、密度は99%と高(て緻密であり、また熱膨張係数は
2.0 X 10−”/’Cと小さかった。
The dielectric constant of this substrate was as low as 4.1, the density was as high as 99%, and the coefficient of thermal expansion was as small as 2.0 x 10-''/'C.

尖新l九走 原料に実施例1で用いた石英ガラス、低軟化点ガラス、
およびアルミナを用い、アルミナを31j量部とし、石
英ガラス対低軟化点ガラスのiut比を変化させて焼成
した基板の試料を作製し、密度形状保持性、誘電率、お
よび熱膨張係数を測定し評価した。結果は第1表に示す
ように、石英ガラス20〜80重量%、低軟化点ガラス
80〜20重置%の範囲において、形状を保持すること
ができ、かつ密度が98%以上となり、かつ誘電率は4
.1〜4.4、熱膨張係数は1.8〜2.4 X 10
−6/”Cと、い第  1  表 原料に実施例1で用いた石英ガラス、低軟化点ガラス、
およびアルミナを用い、石英ガラス対低軟化点ガラスの
重量比を70 : 30に固定し、アルミナ添加量を2
.0〜10重量部に変化して焼成し、この焼成体の密度
、形状保持性、誘電率、および熱膨張係数を測定した。
The quartz glass, low softening point glass, used in Example 1 as the raw material for Chishinl Kusho,
Using 31 parts of alumina and 31 parts of alumina, and varying the iut ratio of silica glass to low softening point glass, substrate samples were prepared and the density shape retention, dielectric constant, and coefficient of thermal expansion were measured. evaluated. As shown in Table 1, the results show that in the range of 20 to 80% by weight of silica glass and 80 to 20% by weight of low softening point glass, the shape can be maintained, the density is 98% or more, and the dielectric The rate is 4
.. 1 to 4.4, thermal expansion coefficient is 1.8 to 2.4 X 10
-6/"C, Table 1 The quartz glass used in Example 1 as a raw material, low softening point glass,
and alumina, the weight ratio of quartz glass to low softening point glass was fixed at 70:30, and the amount of alumina added was 2
.. It was fired in varying amounts of 0 to 10 parts by weight, and the density, shape retention, dielectric constant, and coefficient of thermal expansion of the fired body were measured.

第2表に示すように、前記重量比の石英ガラスおよび低
軟化点ガラスの含量100重量部に対してアルミナ添加
量が2〜10重量部であるときは、クラックを生じるこ
となく焼成でき、誘電率も4.2〜4.6と小さかった
As shown in Table 2, when the amount of alumina added is 2 to 10 parts by weight with respect to 100 parts by weight of the quartz glass and low softening point glass in the above weight ratio, firing is possible without cracking, and the dielectric The ratio was also small at 4.2 to 4.6.

第  2  表Table 2

Claims (1)

【特許請求の範囲】 1、シリカ含量96〜100重量%のガラスと、軟化点
1000℃以下のガラスとの重量比が20:80〜80
:20である合量100重量部に対して、アルミナ2〜
10重量部を含む組成物を焼成して得たガラスセラミッ
クを絶縁材料とすることを特徴とする多層配線回路基板
。 2、低軟化点ガラスがほうけい酸ガラスである、特許請
求の範囲第1項記載の回路基板。
[Claims] 1. The weight ratio of glass with a silica content of 96 to 100% by weight and glass with a softening point of 1000°C or less is 20:80 to 80.
:20 to 100 parts by weight of alumina
A multilayer wiring circuit board characterized in that an insulating material is a glass ceramic obtained by firing a composition containing 10 parts by weight. 2. The circuit board according to claim 1, wherein the low softening point glass is borosilicate glass.
JP8123187A 1987-04-03 1987-04-03 Multilayer interconnection circuit board Pending JPS63248199A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8123187A JPS63248199A (en) 1987-04-03 1987-04-03 Multilayer interconnection circuit board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8123187A JPS63248199A (en) 1987-04-03 1987-04-03 Multilayer interconnection circuit board

Publications (1)

Publication Number Publication Date
JPS63248199A true JPS63248199A (en) 1988-10-14

Family

ID=13740678

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8123187A Pending JPS63248199A (en) 1987-04-03 1987-04-03 Multilayer interconnection circuit board

Country Status (1)

Country Link
JP (1) JPS63248199A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0218337A (en) * 1988-07-04 1990-01-22 Kubota Ltd Crystallized glass material and its production
US5256470A (en) * 1990-10-11 1993-10-26 Aluminum Company Of America Crystal growth inhibitor for glassy low dielectric inorganic composition

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0218337A (en) * 1988-07-04 1990-01-22 Kubota Ltd Crystallized glass material and its production
US5256470A (en) * 1990-10-11 1993-10-26 Aluminum Company Of America Crystal growth inhibitor for glassy low dielectric inorganic composition

Similar Documents

Publication Publication Date Title
EP0163155B1 (en) Low temperature fired ceramics
US4812422A (en) Dielectric paste and method of manufacturing the paste
JPS6244879B2 (en)
JPH04243962A (en) Inorganic composition with low dielectric constant for multi-layered ceramic package and method for preparation thereof
JPH03257041A (en) Dielectric composition
JPH0649594B2 (en) Crystallizable low dielectric constant low dielectric loss composition
US3816172A (en) Nonreducible partially crystallized crossover dielectrics
JPH05211005A (en) Dielectric composition
JPS62278145A (en) Sintered material of glass ceramic
JPS63248199A (en) Multilayer interconnection circuit board
JPH0532455A (en) Inorganic composition having low dielectric constant and sinterable at low temperature
JPS6379739A (en) Sintered glass ceramic body
JP2500692B2 (en) Low temperature sinterable low dielectric constant inorganic composition
JP2712031B2 (en) Composition for circuit board and electronic component using the same
JP2872273B2 (en) Ceramic substrate material
JPS62191441A (en) Nitrogen and air burnt dielectric composition
JPS6030196A (en) Method of producing multilayer circuit board
JP2500691B2 (en) Low temperature sinterable low dielectric constant inorganic composition
JPS6227481B2 (en)
JPH05116986A (en) Opaque glass and sintered and laminated ceramic wiring board obtained therefrom
JPS63202994A (en) Manufacture of multilayer ceramic circuit board
JPS6115522B2 (en)
JPS62246202A (en) Low temperature sintered ceramic
JPS61242950A (en) Composition for ceramic substrate
JPS59162169A (en) Ceramics and multilayer distribution panel