JPS6322678B2 - - Google Patents

Info

Publication number
JPS6322678B2
JPS6322678B2 JP56030249A JP3024981A JPS6322678B2 JP S6322678 B2 JPS6322678 B2 JP S6322678B2 JP 56030249 A JP56030249 A JP 56030249A JP 3024981 A JP3024981 A JP 3024981A JP S6322678 B2 JPS6322678 B2 JP S6322678B2
Authority
JP
Japan
Prior art keywords
control information
signal
timing
communication path
synchronization signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56030249A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57143993A (en
Inventor
Jujiro Sasahara
Nobuo Haruyama
Minoru Ooyama
Hideaki Hanaoka
Kazumasa Ookawa
Katsuhiko Yazawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
NEC Corp
Nippon Telegraph and Telephone Corp
Original Assignee
Fujitsu Ltd
Nippon Telegraph and Telephone Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd, Nippon Telegraph and Telephone Corp, Nippon Electric Co Ltd filed Critical Fujitsu Ltd
Priority to JP56030249A priority Critical patent/JPS57143993A/ja
Publication of JPS57143993A publication Critical patent/JPS57143993A/ja
Publication of JPS6322678B2 publication Critical patent/JPS6322678B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q3/00—Selecting arrangements
    • H04Q3/42—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker
    • H04Q3/54—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised
    • H04Q3/545—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised using a stored programme

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Exchange Systems With Centralized Control (AREA)
  • Dc Digital Transmission (AREA)
JP56030249A 1981-03-03 1981-03-03 Data transfer system Granted JPS57143993A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56030249A JPS57143993A (en) 1981-03-03 1981-03-03 Data transfer system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56030249A JPS57143993A (en) 1981-03-03 1981-03-03 Data transfer system

Publications (2)

Publication Number Publication Date
JPS57143993A JPS57143993A (en) 1982-09-06
JPS6322678B2 true JPS6322678B2 (enrdf_load_stackoverflow) 1988-05-12

Family

ID=12298429

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56030249A Granted JPS57143993A (en) 1981-03-03 1981-03-03 Data transfer system

Country Status (1)

Country Link
JP (1) JPS57143993A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63215474A (ja) * 1987-03-03 1988-09-07 ヤマハ発動機株式会社 自動二輪車等車両の後車軸支持装置
US7637830B2 (en) * 2007-02-12 2009-12-29 Greilinger John P Low profile chain and belt tension adjuster

Also Published As

Publication number Publication date
JPS57143993A (en) 1982-09-06

Similar Documents

Publication Publication Date Title
EP0042976B1 (en) Bi-directional communication system for a two wire digital telephone link
JPH0586715B2 (enrdf_load_stackoverflow)
JPS585619B2 (ja) 時分割多重デ−タ伝送装置
US4049908A (en) Method and apparatus for digital data transmission
FI955497A0 (fi) Foerfarande och arrangemang foer asynkronisk dataoeverfoering
CA2047641A1 (en) Basic rate interface
US4516236A (en) Full-duplex transmission of bit streams serially and in bit-synchronism on a bus between two terminals.
JPS6322678B2 (enrdf_load_stackoverflow)
GB1486547A (en) Pcm tdm telecommunications systems
JPS63146628A (ja) 主局と従局との間の全デユプレツクス伝送のための２線式時分割位置伝送方式
US4314109A (en) Synchronization system for key telephone system
JPS54116802A (en) Privacy communication system
EP0116962A2 (en) Frame synchronizing system
CA1296413C (en) Digital key telephone system
JPS60154736A (ja) デイジタル加入者線バ−スト同期方式
JPS61280145A (ja) デ−タ交換接続方式
US4374305A (en) Arrangement for regenerating start-stop signals and dial pulses
JP3230308B2 (ja) リング型ｌａｎ
CA1189928A (en) Full-duplex transmission of bit streams serially and in bit-synchronism on a bus between two terminals
JP2605051B2 (ja) 通信装置
SU444337A1 (ru) Оконечна телеграфна установка сети пр мых соединений
JP2654025B2 (ja) ディジタルボタン電話装置
JPS6035849A (ja) クロツク切換制御方式
KR850000624B1 (ko) 키탤레폰 시스템에 있어서 국선 제어방법
JPH05304506A (ja) 時分割多重データ伝送方式