JPS63192770U - - Google Patents

Info

Publication number
JPS63192770U
JPS63192770U JP8416487U JP8416487U JPS63192770U JP S63192770 U JPS63192770 U JP S63192770U JP 8416487 U JP8416487 U JP 8416487U JP 8416487 U JP8416487 U JP 8416487U JP S63192770 U JPS63192770 U JP S63192770U
Authority
JP
Japan
Prior art keywords
input
signal
accordance
switch means
video signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP8416487U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP8416487U priority Critical patent/JPS63192770U/ja
Publication of JPS63192770U publication Critical patent/JPS63192770U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Synchronizing For Television (AREA)
  • Studio Circuits (AREA)

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は考案の一実施例の構成を示すブロツク
図。第2図は本考案の一実施例の作用説明に供す
る波形図。第3図は従来例の構成を示すブロツク
図。第4図は従来例の作用説明に供する波形図。 1および5……直流再生回路、2A……アナロ
グスイツチ。
FIG. 1 is a block diagram showing the configuration of an embodiment of the invention. FIG. 2 is a waveform diagram for explaining the operation of an embodiment of the present invention. FIG. 3 is a block diagram showing the configuration of a conventional example. FIG. 4 is a waveform diagram for explaining the operation of the conventional example. 1 and 5...DC regeneration circuit, 2A...analog switch.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 直流再生された準映像信号を一方の入力とし、
かつ複合同期信号を他方の入力とするスイツチ手
段をブランキング信号に伴つて切替え、スイツチ
手段の入力をブランキング信号に伴つて選択して
出力するようにした複合映像信号合成回路。
The DC reproduced quasi-video signal is used as one input,
A composite video signal synthesis circuit, in which a switch means whose other input is a composite synchronization signal is switched in accordance with a blanking signal, and an input of the switch means is selected and outputted in accordance with the blanking signal.
JP8416487U 1987-05-30 1987-05-30 Pending JPS63192770U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8416487U JPS63192770U (en) 1987-05-30 1987-05-30

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8416487U JPS63192770U (en) 1987-05-30 1987-05-30

Publications (1)

Publication Number Publication Date
JPS63192770U true JPS63192770U (en) 1988-12-12

Family

ID=30938415

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8416487U Pending JPS63192770U (en) 1987-05-30 1987-05-30

Country Status (1)

Country Link
JP (1) JPS63192770U (en)

Similar Documents

Publication Publication Date Title
JPS63147082U (en)
JPS63192770U (en)
JPS6219864U (en)
JPS623171U (en)
JPS6455787U (en)
JPS62114582U (en)
JPS6213071U (en)
JPS63147092U (en)
JPS62158979U (en)
JPS63131273U (en)
JPH01119286U (en)
JPS6211289U (en)
JPH032775U (en)
JPS63191788U (en)
JPS61174001U (en)
JPS61203420U (en)
JPS6230481U (en)
JPH01179683U (en)
JPS6210576U (en)
JPH01129971U (en)
JPS63200976U (en)
JPH01139689U (en)
JPS63153178U (en)
JPS62125070U (en)
JPS6236406U (en)