JPS63158040U - - Google Patents
Info
- Publication number
- JPS63158040U JPS63158040U JP4991187U JP4991187U JPS63158040U JP S63158040 U JPS63158040 U JP S63158040U JP 4991187 U JP4991187 U JP 4991187U JP 4991187 U JP4991187 U JP 4991187U JP S63158040 U JPS63158040 U JP S63158040U
- Authority
- JP
- Japan
- Prior art keywords
- input
- information
- output
- section
- unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000005540 biological transmission Effects 0.000 claims description 18
- 238000000034 method Methods 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 2
- 239000011159 matrix material Substances 0.000 description 2
Landscapes
- Time-Division Multiplex Systems (AREA)
Description
第１図は本考案の一実施例を示すブロツク図、
第２図ＡおよびＢは第１図示の信号多重伝送装置
による処理手順の一例を示すフローチヤート、第
３図は従来の信号多重伝送装置の一実施例を示す
ブロツク図である。
１０，２０……伝送ユニツト、１１，２１……
制御部、１５……ＲＡＭ，３０……ＣＰＵ部、４
０……入出力部、４１……入力マトリクス、４３
……表示マトリクス。
FIG. 1 is a block diagram showing an embodiment of the present invention.
FIGS. 2A and 2B are a flowchart showing an example of a processing procedure by the signal multiplex transmission apparatus shown in FIG. 1, and FIG. 3 is a block diagram showing an embodiment of the conventional signal multiplex transmission apparatus. 10, 20...transmission unit, 11, 21...
Control unit, 15...RAM, 30...CPU unit, 4
0...Input/output section, 41...Input matrix, 43
...display matrix.
Claims (1)
数の入力部の各々に対応した情報の出力部に結合
した第１伝送ユニツトと、前記複数の入力部から
の入力情報を処理し、前記出力部に供給する情報
を発生する制御部に結合した第２伝送ユニツトと
を具え、前記第１および第２伝送ユニツト間で入
出力情報の伝送を行う信号多重伝送装置において
、 前記第２伝送ユニツトは前記複数の出力部に対
応させた記憶領域を有する記憶手段と、前記制御
部が前記入力部からの情報入力を要求したときに
当該入力部に対応した記憶領域に展開されている
情報を読出して前記制御部に転送する情報出力手
段と、前記第１伝送ユニツトより前記入力部に係
る情報が伝送されてきたときに、当該入力部に対
応した前記記憶手段の記憶領域にその情報を展開
する情報入力手段とを有し、 前記第１伝送ユニツトは、前記制御部から前記
第１伝送ユニツトを介して前記出力部への出力情
報が伝送されてきたときに、当該出力部に対応し
た入力部に係る情報を読取つて前記第２伝送ユニ
ツトに伝送する伝送手段とを有することを特徴と
する信号多重伝送装置。 (2) 実用新案登録請求の範囲第１項記載の信号
多重伝送装置において、対応する前記入力部と前
記出力部とには同一の識別データを割当て、前記
第１伝送ユニツトと前記複数の入力部および前記
複数の出力部との間、並びに前記第２伝送ユニツ
トと前記制御部との間には、前記識別データの搬
送を行う専用のラインを設けたことを特徴とする
信号多重伝送装置。 (3) 実用新案登録請求の範囲第１項または第２
項のいずれかの項に記載の信号多重伝送装置にお
いて、前記入力部および前記出力部は、それぞれ
、所定数の入力点および出力点を有することを特
徴とする信号多重伝送装置。[Claims for Utility Model Registration] (1) A first transmission unit coupled to a plurality of input sections serving as information input sources and an information output section corresponding to each of the plurality of input sections; a second transmission unit coupled to a control unit that processes input information of the controller and generates information to be supplied to the output unit, and transmits input and output information between the first and second transmission units. In the apparatus, the second transmission unit includes a storage means having a storage area corresponding to the plurality of output units, and a storage unit having a storage area corresponding to the input unit when the control unit requests information input from the input unit. information output means for reading out information developed in the input section and transferring it to the control section; and when information relating to the input section is transmitted from the first transmission unit, the storage means corresponds to the input section. and an information input means for developing the information in a storage area, and the first transmission unit is configured to: when output information is transmitted from the control section to the output section via the first transmission unit, 1. A signal multiplexing transmission device comprising: transmission means for reading information related to an input section corresponding to the output section and transmitting the information to the second transmission unit. (2) Utility model registration In the signal multiplex transmission device according to claim 1, the same identification data is assigned to the corresponding input section and the output section, and the first transmission unit and the plurality of input sections and a signal multiplex transmission apparatus, further comprising a dedicated line for conveying the identification data between the plurality of output sections and between the second transmission unit and the control section. (3) Scope of claims for utility model registration, paragraph 1 or 2
The signal multiplex transmission device according to any one of the above items, wherein the input section and the output section each have a predetermined number of input points and a predetermined number of output points.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4991187U JPS63158040U (en) | 1987-04-03 | 1987-04-03 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4991187U JPS63158040U (en) | 1987-04-03 | 1987-04-03 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS63158040U true JPS63158040U (en) | 1988-10-17 |
Family
ID=30872802
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP4991187U Pending JPS63158040U (en) | 1987-04-03 | 1987-04-03 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS63158040U (en) |
-
1987
- 1987-04-03 JP JP4991187U patent/JPS63158040U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0917063A3 (en) | Data processing system and microprocessor | |
| JPS63158040U (en) | ||
| JP2838588B2 (en) | Process data processing system | |
| JPH0214824B2 (en) | ||
| KR980004081A (en) | PLC parameter setting method and data transmitting / receiving method according to PLC | |
| JPH07129417A (en) | Inter-process communication system | |
| JPH0114616B2 (en) | ||
| JPS62129695U (en) | ||
| JPH0195317A (en) | Message transmission system | |
| JPS62104338A (en) | Answer-back method for communication system | |
| JPH05217076A (en) | Pos system | |
| JPS59104258U (en) | learning computer system | |
| JPH0334148U (en) | ||
| JPS621256U (en) | ||
| JPS62169878U (en) | ||
| JPS6047084U (en) | electronic cash register device | |
| JPS57197643A (en) | Information transfer system | |
| JPH0230618B2 (en) | ||
| JPS63265352A (en) | Self-discrimination system for multiprocessor system | |
| JPS63126993U (en) | ||
| JPH0415741U (en) | ||
| JPS63839U (en) | ||
| JPS59151335U (en) | Distributed DDC system equipped with man-machine response speed prediction indicator | |
| JPS6142152U (en) | remote central control system | |
| JPH04235660A (en) | Common memory device and communication control method for multiprocessor system |