JPS6315788B2 - - Google Patents

Info

Publication number
JPS6315788B2
JPS6315788B2 JP57038474A JP3847482A JPS6315788B2 JP S6315788 B2 JPS6315788 B2 JP S6315788B2 JP 57038474 A JP57038474 A JP 57038474A JP 3847482 A JP3847482 A JP 3847482A JP S6315788 B2 JPS6315788 B2 JP S6315788B2
Authority
JP
Japan
Prior art keywords
control voltage
low
pass filter
switching circuit
transistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57038474A
Other languages
Japanese (ja)
Other versions
JPS58154983A (en
Inventor
Masaaki Fujita
Kazumi Kawashima
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP57038474A priority Critical patent/JPS58154983A/en
Publication of JPS58154983A publication Critical patent/JPS58154983A/en
Publication of JPS6315788B2 publication Critical patent/JPS6315788B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/44Receiver circuitry for the reception of television signals according to analogue transmission standards
    • H04N5/60Receiver circuitry for the reception of television signals according to analogue transmission standards for the sound signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Television Receiver Circuits (AREA)

Description

【発明の詳細な説明】 本発明はテレビジヨン受像機の音声回路に使用
することができる電圧保持装置に関するものであ
り、不必要なときに電圧変化が起らないように電
圧を保持することができる電圧保持装置を提供し
ようとするものである。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a voltage holding device that can be used in the audio circuit of a television receiver, and is capable of holding voltage to prevent voltage changes from occurring at unnecessary times. The aim is to provide a voltage holding device that can

第1図は従来例における制御電圧発生装置を示
すものであり端子Aに繰返し周期が一定でデユー
テイを音量によつて変化させた第2図aに示すパ
ルス幅変調信号(以後PWM信号と云う)が印加
される。この端子Aがハイレベルの期間トランジ
スタQ1はオフし、ローレベルの期間トランジス
タQ1はオン状態となる。このトランジスタQ1
スイツチングされた信号は抵抗R1,R2、コンデ
ンサC1,C2で構成されたローパスフイルタを介
してエミツタフオロワ接続されたトランジスタ
Q2のベースに加えられる。そして、同トランジ
スタQ2のエミツタに接続された出力端子Bに音
量制御用の制御電圧が得られる。
Figure 1 shows a conventional control voltage generator, and the pulse width modulation signal (hereinafter referred to as PWM signal) shown in Figure 2a, which has a constant repetition period and a duty that varies depending on the volume, is applied to terminal A. is applied. The transistor Q 1 is turned off while the terminal A is at a high level, and the transistor Q 1 is turned on while the terminal A is at a low level. The signal switched by this transistor Q 1 is passed through a low-pass filter consisting of resistors R 1 , R 2 and capacitors C 1 , C 2 to a transistor connected as an emitter follower.
Added to the base of Q 2 . A control voltage for controlling the volume is obtained at the output terminal B connected to the emitter of the transistor Q2 .

PWM信号が第2図bに示すようにほとんどロ
ーレベルの信号(即ちτ/T0)の場合には第3 図から理解できるように出力端子Bの制御電圧は
ほとんど0となる。逆に、第2図Cに示すように
PWM信号がほとんどハイレベル(即ち〓T1)
の場合には、制御電圧は大きな値(電源電圧VB
よりトランジスタQ2のベース・エミツタ間電圧
だけ低い値)になる。したがつてτを適当に選ぶ
ことによつて制御電圧の大きさを任意の値に設定
することができる。
As shown in FIG. 2b, when the PWM signal is almost at a low level (ie, τ/T0), the control voltage at the output terminal B becomes almost 0, as can be understood from FIG. Conversely, as shown in Figure 2C
PWM signal is almost high level (i.e. 〓 T 1)
In the case of , the control voltage has a large value (supply voltage V B
(lower value by the base-emitter voltage of transistor Q2 ). Therefore, by appropriately selecting τ, the magnitude of the control voltage can be set to an arbitrary value.

ところで、チヤンネル切替時に第4図cに示す
デフイート信号を発生して、この信号に元ずいて
第4aに示すように端子Aに加えられるPWM信
号の幅を小さくして、出力である制御電圧を第4
図bに示すように小さくし、スピーカから音がほ
とんど出なくして、チヤンネル切替時に不快音が
出ないようにしている。
By the way, when switching channels, the default signal shown in Fig. 4c is generated, and based on this signal, the width of the PWM signal applied to terminal A is reduced as shown in Fig. 4a, and the output control voltage is Fourth
As shown in Figure b, the speaker is made small so that almost no sound is emitted from the speaker, so that no unpleasant sound is produced when switching channels.

ところが、テレビジヨン受像機にビデオテープ
レコーダの出力を加えて、ビデオテープレコーダ
の映像、音声をテレビジヨン受像機に映出、放音
している場合に、チヤンネル切替スイツチが押さ
れてデフイート信号が発生すると、音声が一瞬な
くなることになる。このときビデオテープレコー
ダからの音声がスピーカから出ているので音声が
途切れることは不都合である。
However, when the output of a video tape recorder is added to a television receiver and the video and audio from the video tape recorder are projected and output to the television receiver, the channel changeover switch is pressed and the default signal is output. When this occurs, the audio will be lost for a moment. At this time, since the audio from the video tape recorder is output from the speaker, it is inconvenient that the audio is interrupted.

そこで、本発明はこのような場合に、制御電圧
が低くなることがない制御電圧発生装置を提供し
ようとするものであり、以下本発明の一実施例に
ついて図面を参照して説明する。
Therefore, the present invention aims to provide a control voltage generating device in which the control voltage does not become low in such a case, and one embodiment of the present invention will be described below with reference to the drawings.

第5図は本発明の一実施例を示すものであり、
第1図と異るところは、ローパスフイルタの最終
段の抵抗R2の出力端子とトランジスタQ2間にス
イツチング回路Q3を設け、ローパスフイルタの
最終段のコンデンサC2をトランジスタQ2のベー
ス・アース間に接続し、上記スイツチング回路
Q3の制御端子Cに第4図cに示すデフイート信
号を加えるようにしている。
FIG. 5 shows an embodiment of the present invention,
The difference from Fig. 1 is that a switching circuit Q3 is provided between the output terminal of the resistor R2 in the final stage of the low-pass filter and the transistor Q2 , and the capacitor C2 in the final stage of the low-pass filter is connected to the base of the transistor Q2 . Connect between earth and above switching circuit
A default signal shown in Fig. 4c is applied to the control terminal C of Q3 .

このように構成するとデフイート信号期間スイ
ツチング回路Q3がオフとなるので、コンデンサ
C2にはそれより前の電圧が保持されたままとな
り、第4図dに示す制御電圧が得られる。したが
つて、ビデオテープレコーダからの信号がテレビ
ジヨン受像機に映出、放音されている場合に、も
し、デフイート信号が発生すれば、そのデフイー
ト信号を端子Cに加えるようにしている。もちろ
ん、テレビジヨン受像機は動作しているときには
端子Cにデフイート信号は加えない。
With this configuration, the default signal period switching circuit Q3 is turned off, so the capacitor
The previous voltage remains at C2 , and the control voltage shown in FIG. 4d is obtained. Therefore, if a default signal is generated when a signal from a video tape recorder is displayed on a television receiver or emitted as sound, the default signal is applied to terminal C. Of course, no default signal is applied to terminal C when the television receiver is operating.

以上のように本発明によれば、不必要なときに
制御電圧の変化が起こることがないものである。
As described above, according to the present invention, the control voltage does not change when unnecessary.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は従来例における制御電圧発生装置の回
路図、第2図は同装置説明のための波形図、第3
図は同装置説明のための特性図、第4図は同装置
および本発明説明のための波形図、第5図は本発
明の一実施例における制御電圧発生装置の回路図
である。 R1,R2,C1,C2……ローパスフイルタ用抵抗
およびコンデンサ、Q3……スイツチング回路、
Q2……トランジスタ、B……出力端子、A……
入力端子、C……制御端子。
Fig. 1 is a circuit diagram of a conventional control voltage generator, Fig. 2 is a waveform diagram for explaining the same device, and Fig. 3 is a waveform diagram for explaining the device.
FIG. 4 is a characteristic diagram for explaining the device, FIG. 4 is a waveform diagram for explaining the device and the present invention, and FIG. 5 is a circuit diagram of a control voltage generating device in an embodiment of the present invention. R 1 , R 2 , C 1 , C 2 ... Low-pass filter resistor and capacitor, Q 3 ... Switching circuit,
Q 2 ...transistor, B...output terminal, A...
Input terminal, C...control terminal.

Claims (1)

【特許請求の範囲】[Claims] 1 繰返し周期が一定で、デユーテイを変化させ
たパルス幅変調信号をローパスフイルタの入力端
子に加え、このローパスフイルタの最終段の抵抗
の出力端子をスイツチング回路を介してエミツタ
フオロワ接続されたトランジスタのベースに接続
するとともに上記ローパスフイルタを構成する最
終段コンデンサを介して接地し、上記トランジス
タのエミツタより制御電圧を取出すよう構成し、
上記スイツチング回路の制御端子に上記パルス幅
変調信号のパルス幅を一定値よりも小さくすると
きに発生する矩形波信号を加えて上記スイツチン
グ回路をオフ状態にすることを特徴とする制御電
圧発生装置。
1. A pulse width modulation signal with a constant repetition period and varying duty is applied to the input terminal of a low-pass filter, and the output terminal of the final stage resistor of this low-pass filter is connected to the base of a transistor connected as an emitter follower via a switching circuit. connected and grounded via the final stage capacitor constituting the low-pass filter, and configured to take out the control voltage from the emitter of the transistor,
A control voltage generating device characterized in that a rectangular wave signal generated when the pulse width of the pulse width modulation signal is made smaller than a certain value is applied to a control terminal of the switching circuit to turn off the switching circuit.
JP57038474A 1982-03-10 1982-03-10 Control voltage generating device Granted JPS58154983A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57038474A JPS58154983A (en) 1982-03-10 1982-03-10 Control voltage generating device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57038474A JPS58154983A (en) 1982-03-10 1982-03-10 Control voltage generating device

Publications (2)

Publication Number Publication Date
JPS58154983A JPS58154983A (en) 1983-09-14
JPS6315788B2 true JPS6315788B2 (en) 1988-04-06

Family

ID=12526243

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57038474A Granted JPS58154983A (en) 1982-03-10 1982-03-10 Control voltage generating device

Country Status (1)

Country Link
JP (1) JPS58154983A (en)

Also Published As

Publication number Publication date
JPS58154983A (en) 1983-09-14

Similar Documents

Publication Publication Date Title
JPS6315788B2 (en)
JPS5843313Y2 (en) remote control touch
KR940007809A (en) High Frequency Switching Circuit of Video Cassette Recorder (VCR)
JPS6122345Y2 (en)
JPS5924225Y2 (en) Muting circuit of television receiver
JPS6342620Y2 (en)
JP3244346B2 (en) Switch circuit
JPH0810989Y2 (en) Video signal fader circuit
JPS5824514Y2 (en) signal supply device
KR880004359Y1 (en) Mode automatic modulating signal generating circuit of vtr
JP2932089B2 (en) Video / audio elimination circuit
JP3271078B2 (en) Gain control circuit
JPH0617436Y2 (en) Audio playback device
KR890006232Y1 (en) Mute selection circuit at time of preserved record
JPH04627Y2 (en)
KR890004421Y1 (en) Multi-function switching circuit for sound or picture signals
KR900008884Y1 (en) Whrte peak controlling circuit for recording video signal
JPH0320934Y2 (en)
JPH06181597A (en) Driving device for speaker
JPS6358409B2 (en)
JPH0315377B2 (en)
JPS6087532A (en) Acoustic reproducer
JPS63269609A (en) Sound volume control circuit
JPS5814083B2 (en) voltage control circuit
JPH0878979A (en) Signal processor