JPS63155807A - Mixer circuit - Google Patents

Mixer circuit

Info

Publication number
JPS63155807A
JPS63155807A JP30121486A JP30121486A JPS63155807A JP S63155807 A JPS63155807 A JP S63155807A JP 30121486 A JP30121486 A JP 30121486A JP 30121486 A JP30121486 A JP 30121486A JP S63155807 A JPS63155807 A JP S63155807A
Authority
JP
Japan
Prior art keywords
local oscillation
trap
local
frequency
local oscillator
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP30121486A
Other languages
Japanese (ja)
Inventor
Fumio Kanai
金井 文夫
Ikuo Murata
育男 村田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP30121486A priority Critical patent/JPS63155807A/en
Publication of JPS63155807A publication Critical patent/JPS63155807A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To eliminate the spurious disturbance, the mutual interference disturbance of local oscillation, etc., caused in a first mixer stage by inserting a trap corresponding to a second local oscillation frequency and changing this trap in accordance with a channel. CONSTITUTION:A second local oscillation signal is applied to one side of a resonance line 19 from a second local oscillator 10, and a first local oscillation signal is charged to the middle point between mixing diodes 20 and 21 from a first local oscillater 9, and the difference signal between them is taken out from the center of the resonance line and is led to a low-pass circuit 13 by a capacitor 22. A trap 23 corresponding to the second local oscillation frequency is inserted to prevent the second local oscillation signal from going to the first local oscillator. With respect to the trap 23, a parallel trap circuit consists of a resonance line 25 and capacities 26 and 27 and the trap frequency is changed as shown in a figure. Since the second local oscillation frequency is 3GHz, it is trapped by this circuit. Thus, the second local oscillation is suppressed to eliminate the spurious disturbance, the mutual interference disturbance of local oscillation, etc., caused in a first mixer stage.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明はテレビ用チューナのミクサ回路に関する0 〔従来の技術〕 従来の回路は、特開昭53−84407号公報に記載第
1の局発と第2の局発周波数を混合して(これを第3ミ
クサ)PLL動作できるようになっている。しかし、ス
プリアス妨害、ローカル相互干渉妨害の点について配慮
されていなかった。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a mixer circuit for a television tuner. It is possible to perform a PLL operation by mixing the signal and the second local oscillation frequency (this is used in the third mixer). However, no consideration was given to spurious interference and local mutual interference.

〔発明が解決しようとする問題点〕[Problem that the invention seeks to solve]

スプリアス妨害は、第1局発周波数と入力信号周波数の
基本波、高周波によって第1中間周波数が生じ、チュー
ナ出力に生じる妨害をいう。この第1局発のかわりに第
2局発が上記第3ミクサを経由して新たなスプリアス妨
害となる。
Spurious interference refers to interference that occurs at the tuner output due to the first intermediate frequency generated by the first local oscillation frequency, the fundamental wave of the input signal frequency, and the high frequency. Instead of the first station source, the second station source passes through the third mixer and becomes a new spurious interference.

本発明の目的は上記スプリアス妨害、ローカル相互干渉
妨害を改善することに゛ある。
An object of the present invention is to improve the above-mentioned spurious interference and local mutual interference.

〔問題点を解決するための手段〕[Means for solving problems]

上記目的は、第3ミクサにおいて、l!2局発周波数(
こ相邑するトラップを入れ、このトラップをチャンネル
によって変化させることにより達成できる。
The above purpose is achieved in the third mixer by l! 2 local oscillator frequency (
This can be achieved by inserting matching traps and changing these traps depending on the channel.

〔作用〕[Effect]

トラップは第2局発を抑圧し、′j41局発経由で第1
ミクサ部へ漏れないので、第2局発によるスプリアス妨
害およびローカル相互干渉妨害もなくなる。この場合、
第2局発と第1局発が近くなる場合があり、この時、こ
のトラップにより、第1局発に影響を与えるので、この
場合には、このトラップ周波数を第1局発周波数と異な
るようにしてやる。この場合、第2局発に対しては、ト
ラップ周波数が変化してしまい、第2局発が抑圧できな
いが、この場合には入力の妨害周波数との関係によりス
プリアス妨害が問題とならない。
The trap suppresses the second station emanation and transmits the first station emanation via 'j41
Since the signal does not leak to the mixer section, spurious interference caused by the second station and local mutual interference are also eliminated. in this case,
The second local oscillator and the first local oscillator may be close to each other, and in this case, this trap will affect the first local oscillator, so in this case, set this trap frequency to be different from the first local oscillator frequency. I'll do it. In this case, the trap frequency changes for the second local oscillation, and the second local oscillation cannot be suppressed, but in this case, spurious interference is not a problem due to the relationship with the input interference frequency.

〔実施例〕〔Example〕

以下、本発明の一実施例を第1〜第3図により説明する
。第1図の回路は、ダブル・スーパ一方式のVHF −
UHFオール・チャンネル・チューナであり、アンテナ
1からの信号は広帯域増幅器2で増幅され、第1周波数
変換器3で第1IF周波数に変換され、第11Fフイル
タ4を介してさらに第2周波数変換器5で第2 I F
J!1波数(通常のテレビジョン受像機の映倫TF周波
数)に変換され、さらにフィルタ6、増幅器7を介して
出力81こ導かれる。9は第1周波数変換用第1発振器
であり、10は第2周波数変換用の第2発振器である。
An embodiment of the present invention will be described below with reference to FIGS. 1 to 3. The circuit in Figure 1 is a double super one type VHF -
It is a UHF all-channel tuner, in which the signal from the antenna 1 is amplified by a wideband amplifier 2, converted to a first IF frequency by a first frequency converter 3, and further transmitted via an 11F filter 4 to a second frequency converter 5. 2nd IF
J! 1 wave number (the Eirin TF frequency of a normal television receiver), and is further led to an output 81 via a filter 6 and an amplifier 7. 9 is a first oscillator for first frequency conversion, and 10 is a second oscillator for second frequency conversion.

第1発振器9と第2発振器10は合成器11で合成され
、第3混合器12で周波数変換され、ローパスフィルタ
15により第1局発と第2局発の差信号のみが選択され
る。さらに分局器14.プログラムスイッチ152位相
検出器16.基準信号発生器17おヨヒローバス・フィ
ルタ18はいずれもP 、L L fe 構成する回路
である。ここで第2図は合成語11および第5混合器1
2の実際の回路構成図である。
The first oscillator 9 and the second oscillator 10 are combined by a synthesizer 11, frequency converted by a third mixer 12, and only the difference signal between the first local oscillator and the second local oscillator is selected by a low-pass filter 15. Furthermore, the branch unit 14. Program switch 152 Phase detector 16. The reference signal generator 17 and the Yohilow bass filter 18 are both circuits composed of P and L L fe. Here, FIG. 2 shows the composite word 11 and the fifth mixer 1.
FIG. 2 is an actual circuit configuration diagram of No. 2.

この図は1/2人移相型のミクサ回路であり、共振ライ
ン19の片側に第2局発信号を第2局発発振器10より
印加し、混合用ダイオード20.21の弓省点メこ第1
局発信号を第1局発発振器9より注入し、両者の差信号
を共振ラインのセンターより取り出し、コンデンサ22
によりローパス回路15へ導く1.24はミクサダイオ
ードを直流的にアースに落/!−゛ず゛ためにある共振
線路である。
This figure shows a 1/2 person phase shift type mixer circuit, in which the second local oscillator 10 applies the second local oscillator signal to one side of the resonant line 19, and the mixing diode 20, 21 bow point-saving mechanism is applied. 1st
A local oscillator signal is injected from the first local oscillator 9, the difference signal between the two is taken out from the center of the resonance line, and the difference signal between the two is taken out from the center of the resonant line and connected to the capacitor 22.
1.24, which leads to the low-pass circuit 15, drops the mixer diode to ground in a direct current manner /! - It is a resonant line for the purpose.

ここで、第2局発信号を第1局発発振器にいかないよう
(こ、第2局発周波数に合ったドラッグ23を入れてい
る。このトラップを具体的(こ示したのが第3図である
。25は共振線路で26は受信チャンネルで容量が変化
する同調容量であり、27はi51定容量である。共振
線路25と容1i26,27により並列トラップ回路を
a底し、トラップ周波数が第4図のように変化する。こ
こで、第2局発周波数は3Gfizなので、この回路に
よってドラッグされる。
Here, in order to prevent the second local oscillator signal from going to the first local oscillator (a drag 23 that matches the second local oscillator frequency is inserted), this trap is specifically shown in Figure 3. 25 is a resonant line, 26 is a tuning capacitor whose capacitance changes in the reception channel, and 27 is an i51 constant capacitor.The resonant line 25 and capacitors 1i and 26 and 27 form a parallel trap circuit, and the trap frequency is It changes as shown in Fig. 4. Here, since the second local oscillation frequency is 3Gfiz, it is dragged by this circuit.

とくにU HF受信時に問題となるスゲリアス妨害lこ
対して有効である。
It is particularly effective against sgeriatric interference, which is a problem when receiving UHF.

〔発明の効果〕〔Effect of the invention〕

本発明によれば、甫2局発を抑圧することができるので
、第1ミクサ段において発生するスプリアス妨害・局発
相互干渉妨害等を除去することができる。
According to the present invention, since it is possible to suppress the second station oscillation, it is possible to eliminate spurious interference, local oscillation mutual interference, etc. generated in the first mixer stage.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明の一実施例のプロンク図、第2゜第3図
はその実際の回路図、第4図は、本発明の効果を示す線
図である。 1・・・アンテナ    2・・・広帯域増幅器6・・
・第1周波数変換器 5・・・第2周波数変換器 6・・・フィルタ    7・・・増幅器14・・・分
局器 / ジ・ 量 1 図 に寸 弔 2153 9ユつ 、l  、−″2−3
FIG. 1 is a Pronk diagram of one embodiment of the present invention, FIGS. 2 and 3 are its actual circuit diagrams, and FIG. 4 is a diagram showing the effects of the present invention. 1... Antenna 2... Wideband amplifier 6...
・First frequency converter 5...Second frequency converter 6...Filter 7...Amplifier 14...Bunch unit/ Dimensions 1 Dimensions in the figure 2153 9 units, l, -''2 -3

Claims (1)

【特許請求の範囲】[Claims] 1、第1局発と第2局発を混合するミクサ回路において
、第2局発を第1局発へ抑圧するためのトラップ回路を
設け、そのトラップ回路を特定のチャンネル時に入るよ
うにしたことを特徴とするミクサ回路。
1. In the mixer circuit that mixes the first local oscillator and the second local oscillator, a trap circuit is provided to suppress the second local oscillator to the first local oscillator, and the trap circuit is configured to enter at a specific channel time. A mixer circuit featuring:
JP30121486A 1986-12-19 1986-12-19 Mixer circuit Pending JPS63155807A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP30121486A JPS63155807A (en) 1986-12-19 1986-12-19 Mixer circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP30121486A JPS63155807A (en) 1986-12-19 1986-12-19 Mixer circuit

Publications (1)

Publication Number Publication Date
JPS63155807A true JPS63155807A (en) 1988-06-29

Family

ID=17894157

Family Applications (1)

Application Number Title Priority Date Filing Date
JP30121486A Pending JPS63155807A (en) 1986-12-19 1986-12-19 Mixer circuit

Country Status (1)

Country Link
JP (1) JPS63155807A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5794131A (en) * 1996-03-19 1998-08-11 Ericsson Inc. Reducing or eliminating radio transmitter mixer spurious outputs

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5794131A (en) * 1996-03-19 1998-08-11 Ericsson Inc. Reducing or eliminating radio transmitter mixer spurious outputs

Similar Documents

Publication Publication Date Title
US4661995A (en) Multi-superheterodyne receiver
US5761615A (en) Wide band zero if quadrature demodulator using a intermediate frequency and a single local oscillator
JPH038129B2 (en)
JP2528952B2 (en) Apparatus and method for canceling phase noise and post tuning drift
US2561087A (en) Frequency modulation-amplitude modulation receiver circuits
JPS60142604A (en) Frequency modulation detector
JPS63209318A (en) Receiver
KR830008556A (en) Mechanical synchronizer with a macrophonic removal circuit
JPS63155807A (en) Mixer circuit
US2513763A (en) Locked-in oscillator circuit
EP0066430A2 (en) Television synchronous receiver
US2508048A (en) Frequency converter circuits
JP2580833B2 (en) Frequency conversion circuit
US3333200A (en) Transistorized autodyne converter and amplifier circuit arrangement
KR100225823B1 (en) Ic chip for radio receiver
US2226488A (en) Radio frequency rejector circuit
JP3924177B2 (en) Integrated circuit for tuner
JP3191380B2 (en) Multi-band radio IC
JPH0230938Y2 (en)
JPS60223335A (en) Turner of am/fm receiver
JPS6241472Y2 (en)
JPS6334357Y2 (en)
KR0158596B1 (en) Frequency channel signal trap circuit
JPH0130332B2 (en)
JPH04133508A (en) Frequency converter