JPS63153561U - - Google Patents

Info

Publication number
JPS63153561U
JPS63153561U JP1987045579U JP4557987U JPS63153561U JP S63153561 U JPS63153561 U JP S63153561U JP 1987045579 U JP1987045579 U JP 1987045579U JP 4557987 U JP4557987 U JP 4557987U JP S63153561 U JPS63153561 U JP S63153561U
Authority
JP
Japan
Prior art keywords
substrate
light emitting
emitting diode
solder layer
led array
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1987045579U
Other languages
English (en)
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1987045579U priority Critical patent/JPS63153561U/ja
Publication of JPS63153561U publication Critical patent/JPS63153561U/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/50Bond wires
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/851Dispositions of multiple connectors or interconnections
    • H10W72/874On different surfaces
    • H10W72/884Die-attach connectors and bond wires
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00Package configurations
    • H10W90/701Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/721Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
    • H10W90/724Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00Package configurations
    • H10W90/701Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/731Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
    • H10W90/734Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked insulating package substrate, interposer or RDL
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00Package configurations
    • H10W90/701Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/751Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
    • H10W90/754Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked insulating package substrate, interposer or RDL
JP1987045579U 1987-03-30 1987-03-30 Pending JPS63153561U (enExample)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1987045579U JPS63153561U (enExample) 1987-03-30 1987-03-30

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1987045579U JPS63153561U (enExample) 1987-03-30 1987-03-30

Publications (1)

Publication Number Publication Date
JPS63153561U true JPS63153561U (enExample) 1988-10-07

Family

ID=30864442

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1987045579U Pending JPS63153561U (enExample) 1987-03-30 1987-03-30

Country Status (1)

Country Link
JP (1) JPS63153561U (enExample)

Similar Documents

Publication Publication Date Title
JPH01163352U (enExample)
JPS62101250U (enExample)
JPS63153561U (enExample)
JPH0353858U (enExample)
JPS6113958U (ja) 発光ダイオ−ドランプ
JPH01171055U (enExample)
JPS61123554U (enExample)
JPS5889956U (ja) 発光ダイオ−ド素子
JPS648760U (enExample)
JPS6366233U (enExample)
JPS6183936U (enExample)
JPS61104566U (enExample)
JPS62104956U (enExample)
JPS6449886U (enExample)
JPS63178359U (enExample)
JPS6413167U (enExample)
JPS6338350U (enExample)
JPH0284350U (enExample)
JPS63136365U (enExample)
JPS6424867U (enExample)
JPS6219751U (enExample)
JPH0343732U (enExample)
JPH0159637U (enExample)
JPS63176639U (enExample)
JPS6183064U (enExample)