JPS63131475U - - Google Patents
Info
- Publication number
- JPS63131475U JPS63131475U JP2269987U JP2269987U JPS63131475U JP S63131475 U JPS63131475 U JP S63131475U JP 2269987 U JP2269987 U JP 2269987U JP 2269987 U JP2269987 U JP 2269987U JP S63131475 U JPS63131475 U JP S63131475U
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor switch
- resistor
- series
- terminal
- condition signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 claims description 7
- 239000003990 capacitor Substances 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 5
Landscapes
- Video Image Reproduction Devices For Color Tv Systems (AREA)
Description
第１図は、この考案の一実施例である消磁回路
を示す構成図、第２図は、上記実施例の動作を説
明するための各種の波形例示図、第３図は、従来
からのこの種の消磁回路を示す構成図、第４図は
、上記従来例の動作を説明するための各種の波形
例示図である。
１はコンデンサ、２Ａは第１の抵抗、２Ｂは第
２の抵抗、３は消磁コイル、４Ａは第１の半導体
スイツチ、４Ｂは第２の半導体スイツチ、５はＢ
電源入力端子、６Ａは第１の条件信号端子、６Ｂ
は第２の条件信号端子、７は接地部、８はカウン
タ回路。なお、図中、同一符号は同一または相当
部分を示す。
Fig. 1 is a block diagram showing a degaussing circuit which is an embodiment of this invention, Fig. 2 is a diagram showing various waveforms to explain the operation of the above embodiment, and Fig. 3 is a diagram showing a conventional degaussing circuit. FIG. 4 is a block diagram showing the degaussing circuit of the present invention, and is a diagram illustrating various waveforms for explaining the operation of the conventional example. 1 is a capacitor, 2A is a first resistor, 2B is a second resistor, 3 is a degaussing coil, 4A is a first semiconductor switch, 4B is a second semiconductor switch, 5 is B
Power input terminal, 6A is the first condition signal terminal, 6B
is a second condition signal terminal, 7 is a grounding section, and 8 is a counter circuit. In addition, in the figures, the same reference numerals indicate the same or corresponding parts.
Claims (1)
サと、互いに並列にされた第２の半導体スイツチ
および第２の抵抗とが互いに直列にされてＢ電源
入力端子と接地部との間に設けられ、互いに直列
にされた消磁コイルおよび第１の半導体スイツチ
が該第１の抵抗および該コンデンサの接続点と該
接地部との間に設けられており、該第１の半導体
スイツチの制御端子部はカウンタ回路を介して第
１の条件信号端子に接続され、該第２の半導体ス
イツチの制御端子部には第２条件信号端子が接続
されており、該第１の条件信号端子には垂直ブラ
ンキング信号が加えられて、所定のカウント毎の
垂直ブランキング信号が該第１の半導体スイツチ
の制御端子部に加わり、該第２の条件信号端子に
は垂直・水平ブランキング信号が加わるようにさ
れたことを特徴とする消磁回路。 A first resistor and a capacitor connected in series with each other, and a second semiconductor switch and a second resistor connected in parallel with each other are connected in series with each other and are provided between the B power input terminal and the ground, and are connected to each other. A degaussing coil and a first semiconductor switch connected in series are provided between a connection point of the first resistor and the capacitor and the ground, and a control terminal of the first semiconductor switch is connected to a counter circuit. A second condition signal terminal is connected to the control terminal portion of the second semiconductor switch, and a vertical blanking signal is connected to the first condition signal terminal. In addition, a vertical blanking signal for each predetermined count is applied to the control terminal section of the first semiconductor switch, and vertical and horizontal blanking signals are applied to the second condition signal terminal. Features a degaussing circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2269987U JPS63131475U (en) | 1987-02-20 | 1987-02-20 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2269987U JPS63131475U (en) | 1987-02-20 | 1987-02-20 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS63131475U true JPS63131475U (en) | 1988-08-29 |
Family
ID=30820330
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2269987U Pending JPS63131475U (en) | 1987-02-20 | 1987-02-20 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS63131475U (en) |
-
1987
- 1987-02-20 JP JP2269987U patent/JPS63131475U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS63147082U (en) | ||
| JPS63131475U (en) | ||
| JPS63131474U (en) | ||
| JPS60169989U (en) | data acquisition circuit | |
| JPS6454471U (en) | ||
| JPH02111926U (en) | ||
| JPS6090483U (en) | CRT display device | |
| JPH0186726U (en) | ||
| JPH01137612U (en) | ||
| JPS63163025U (en) | ||
| JPS60181965U (en) | deflection circuit | |
| JPH0178958U (en) | ||
| JPS623123U (en) | ||
| JPS59195881U (en) | Degaussing circuit | |
| JPS6397971U (en) | ||
| JPS62198730U (en) | ||
| JPS5973823U (en) | Loudness control circuit | |
| JPS6356835U (en) | ||
| JPS643384U (en) | ||
| JPS58138413U (en) | Voltage/current control circuit | |
| JPH02128437U (en) | ||
| JPS63169720U (en) | ||
| JPH0167822U (en) | ||
| JPS645519U (en) | ||
| JPS58141637U (en) | RF switch circuit |