JPS63117175U - - Google Patents

Info

Publication number
JPS63117175U
JPS63117175U JP600887U JP600887U JPS63117175U JP S63117175 U JPS63117175 U JP S63117175U JP 600887 U JP600887 U JP 600887U JP 600887 U JP600887 U JP 600887U JP S63117175 U JPS63117175 U JP S63117175U
Authority
JP
Japan
Prior art keywords
display
timing
video signal
period
field
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP600887U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP600887U priority Critical patent/JPS63117175U/ja
Publication of JPS63117175U publication Critical patent/JPS63117175U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Liquid Crystal Display Device Control (AREA)
  • Transforming Electric Information Into Light Information (AREA)

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本考案の一実施例の液晶表示装置を示
すブロツク図、第2図は第1図の表示制御回路に
入力する垂直タイミング信号の説明図、第3図は
NTSC信号におけるCRTと液晶表示体の画面
走査方法の違いを説明する説明図、第4図は第1
図の表示制御回路の具体的回路の一例を示す回路
図、第5図は第4図の回路動作を説明するタイミ
ング図である。 1……ビデオ信号入力端子、2……ビデオクロ
マ処理回路、3……水平垂直タイミング発生回路
、4……表示制御回路、5……切換スイツチ、6
,7……Xドライバ、8,9……Yドライバ、1
0……液晶表示体。
FIG. 1 is a block diagram showing a liquid crystal display device according to an embodiment of the present invention, FIG. 2 is an explanatory diagram of vertical timing signals input to the display control circuit of FIG. 1, and FIG. An explanatory diagram explaining the difference in the screen scanning method of the display body, Figure 4 is the first
FIG. 5 is a circuit diagram showing an example of a specific circuit of the display control circuit shown in the figure, and FIG. 5 is a timing diagram illustrating the circuit operation of FIG. 4. DESCRIPTION OF SYMBOLS 1... Video signal input terminal, 2... Video chroma processing circuit, 3... Horizontal/vertical timing generation circuit, 4... Display control circuit, 5... Selector switch, 6
, 7...X driver, 8, 9...Y driver, 1
0...Liquid crystal display.

Claims (1)

【実用新案登録請求の範囲】 入力として供給されるビデオ信号を復調処理す
るビデオ信号処理手段と、 前記ビデオ信号に含まれる同期信号に基づいて
水平、垂直周期のタイミング信号を発生するタイ
ミング発生回路と、 このタイミング発生回路からの垂直周期のタイ
ミング信号に基づいて、1フイールドごとに表示
期間を有する第1の表示用タイミングパルスを発
生する一方、1フレーム期間に1フイールドの表
示期間を有する第2の表示用タイミングパルスを
発生する機能を備えた表示制御回路と、 この表示制御回路に接続して設けられ、前記第
1又は第2の表示用タイミングパルス発生機能を
切り換えるための切換スイツチと、 前記表示制御回路からの第1又は第2の表示用
タイミングパルス及び前記タイミング発生回路か
らの水平周期のタイミング信号に従いかつ前記切
換スイツチの切換えに応じて、前記ビデオ信号処
理手段で復調したビデオ信号を液晶表示体に1フ
イールドごとに表示したり又は1フレーム期間に
1フイールドだけ表示するべく水平、垂直走査す
るドライバ手段とを具備したことを特徴とする液
晶表示装置。
[Claims for Utility Model Registration] Video signal processing means for demodulating a video signal supplied as an input; and a timing generation circuit for generating horizontal and vertical cycle timing signals based on a synchronization signal included in the video signal. , Based on the vertical cycle timing signal from this timing generation circuit, a first display timing pulse having a display period for each field is generated, while a second display timing pulse having a display period of one field per frame period is generated. a display control circuit having a function of generating a display timing pulse; a changeover switch connected to the display control circuit for switching between the first or second display timing pulse generation function; and the display. The video signal demodulated by the video signal processing means is displayed on a liquid crystal display in accordance with the first or second display timing pulse from the control circuit and the horizontal period timing signal from the timing generation circuit and in response to switching of the changeover switch. 1. A liquid crystal display device comprising driver means for horizontal and vertical scanning to display one field at a time or to display only one field in one frame period.
JP600887U 1987-01-21 1987-01-21 Pending JPS63117175U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP600887U JPS63117175U (en) 1987-01-21 1987-01-21

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP600887U JPS63117175U (en) 1987-01-21 1987-01-21

Publications (1)

Publication Number Publication Date
JPS63117175U true JPS63117175U (en) 1988-07-28

Family

ID=30788118

Family Applications (1)

Application Number Title Priority Date Filing Date
JP600887U Pending JPS63117175U (en) 1987-01-21 1987-01-21

Country Status (1)

Country Link
JP (1) JPS63117175U (en)

Similar Documents

Publication Publication Date Title
JPS63117175U (en)
JPS6482097A (en) Liquid crystal panel driver
JPS6050573U (en) television receiver
JPS61109269U (en)
JPS62143364U (en)
JPS63245076A (en) Television receiver
JPS60158375U (en) television receiver
JPS60158374U (en) television receiver
JPS6180138U (en)
JPS6390372U (en)
JPS63114565U (en)
JPH0365359U (en)
JPH02881U (en)
JPH0438176U (en)
JPS6210574U (en)
JPS61121077U (en)
JPH05316536A (en) Star dust display circuit
JPS6195170U (en)
JPS62267796A (en) Cursor display unit
JPH0328886U (en)
JPS6315684U (en)
JPS5449021A (en) Circuit system of picture display unit
JPS6157763U (en)
JPS6313488A (en) Chroma noise elimination circuit
JPS619982U (en) Mobile video display device