JPS63113300U - - Google Patents
Info
- Publication number
- JPS63113300U JPS63113300U JP516487U JP516487U JPS63113300U JP S63113300 U JPS63113300 U JP S63113300U JP 516487 U JP516487 U JP 516487U JP 516487 U JP516487 U JP 516487U JP S63113300 U JPS63113300 U JP S63113300U
- Authority
- JP
- Japan
- Prior art keywords
- latch
- sampling circuit
- circuit
- enable signal
- word clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000005070 sampling Methods 0.000 claims description 6
- 230000001360 synchronised effect Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 3
Landscapes
- Signal Processing For Digital Recording And Reproducing (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP516487U JPH0422480Y2 (lt) | 1987-01-17 | 1987-01-17 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP516487U JPH0422480Y2 (lt) | 1987-01-17 | 1987-01-17 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS63113300U true JPS63113300U (lt) | 1988-07-21 |
JPH0422480Y2 JPH0422480Y2 (lt) | 1992-05-22 |
Family
ID=30786495
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP516487U Expired JPH0422480Y2 (lt) | 1987-01-17 | 1987-01-17 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0422480Y2 (lt) |
-
1987
- 1987-01-17 JP JP516487U patent/JPH0422480Y2/ja not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPH0422480Y2 (lt) | 1992-05-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS63113300U (lt) | ||
JPS61128841U (lt) | ||
JPS60124140U (ja) | クロツク同期回路 | |
JPS643329U (lt) | ||
JPS5871843U (ja) | Bcd信号読み取り装置 | |
JPS62203521U (lt) | ||
JPS6335154U (lt) | ||
JPS635529U (lt) | ||
JPS617151U (ja) | 同期化回路 | |
JPS6057225U (ja) | デジタル信号入力回路 | |
JPH0326191U (lt) | ||
JPS62103324U (lt) | ||
JPH01147441U (lt) | ||
JPS5897576U (ja) | 三通り、四通りの時間がセツトできる目覚し時計 | |
JPH036325U (lt) | ||
JPS63171027U (lt) | ||
JPS60116549U (ja) | 主・従計算機同期装置 | |
JPS6284231U (lt) | ||
JPH01135844U (lt) | ||
JPH0163224U (lt) | ||
JPS62161399U (lt) | ||
JPH02120933U (lt) | ||
JPH0276398U (lt) | ||
JPS63185319U (lt) | ||
JPH0429253U (lt) |