JPS63113300U - - Google Patents
Info
- Publication number
- JPS63113300U JPS63113300U JP516487U JP516487U JPS63113300U JP S63113300 U JPS63113300 U JP S63113300U JP 516487 U JP516487 U JP 516487U JP 516487 U JP516487 U JP 516487U JP S63113300 U JPS63113300 U JP S63113300U
- Authority
- JP
- Japan
- Prior art keywords
- latch
- sampling circuit
- circuit
- enable signal
- word clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Signal Processing For Digital Recording And Reproducing (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP516487U JPH0422480Y2 (https=) | 1987-01-17 | 1987-01-17 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP516487U JPH0422480Y2 (https=) | 1987-01-17 | 1987-01-17 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS63113300U true JPS63113300U (https=) | 1988-07-21 |
| JPH0422480Y2 JPH0422480Y2 (https=) | 1992-05-22 |
Family
ID=30786495
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP516487U Expired JPH0422480Y2 (https=) | 1987-01-17 | 1987-01-17 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0422480Y2 (https=) |
-
1987
- 1987-01-17 JP JP516487U patent/JPH0422480Y2/ja not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0422480Y2 (https=) | 1992-05-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS63113300U (https=) | ||
| JPS61160556U (https=) | ||
| JPS61128841U (https=) | ||
| JPS60124140U (ja) | クロツク同期回路 | |
| JPS643329U (https=) | ||
| JPS5871843U (ja) | Ｂｃｄ信号読み取り装置 | |
| JPS62203521U (https=) | ||
| JPS6335154U (https=) | ||
| JPH01169843U (https=) | ||
| JPS635529U (https=) | ||
| JPS617151U (ja) | 同期化回路 | |
| JPS6057225U (ja) | デジタル信号入力回路 | |
| JPH0326191U (https=) | ||
| JPH01147441U (https=) | ||
| JPS5897576U (ja) | 三通り、四通りの時間がセツトできる目覚し時計 | |
| JPH036325U (https=) | ||
| JPS63171027U (https=) | ||
| JPS60116549U (ja) | 主・従計算機同期装置 | |
| JPS6284231U (https=) | ||
| JPH01135844U (https=) | ||
| JPS63169713U (https=) | ||
| JPH0163224U (https=) | ||
| JPS62161399U (https=) | ||
| JPH02120933U (https=) | ||
| JPS6082343U (ja) | メモリアドレス発生回路 |