JPS6310515B2 - - Google Patents
Info
- Publication number
- JPS6310515B2 JPS6310515B2 JP55044312A JP4431280A JPS6310515B2 JP S6310515 B2 JPS6310515 B2 JP S6310515B2 JP 55044312 A JP55044312 A JP 55044312A JP 4431280 A JP4431280 A JP 4431280A JP S6310515 B2 JPS6310515 B2 JP S6310515B2
- Authority
- JP
- Japan
- Prior art keywords
- information
- minor loop
- address
- minor
- bubble domain
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
- G11C19/02—Digital stores in which the information is moved stepwise, e.g. shift registers using magnetic elements
- G11C19/08—Digital stores in which the information is moved stepwise, e.g. shift registers using magnetic elements using thin films in plane structure
- G11C19/0875—Organisation of a plurality of magnetic shift registers
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4431280A JPS56140584A (en) | 1980-04-04 | 1980-04-04 | Bubble domain element |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4431280A JPS56140584A (en) | 1980-04-04 | 1980-04-04 | Bubble domain element |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS56140584A JPS56140584A (en) | 1981-11-02 |
| JPS6310515B2 true JPS6310515B2 (Sortimente) | 1988-03-07 |
Family
ID=12687961
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP4431280A Granted JPS56140584A (en) | 1980-04-04 | 1980-04-04 | Bubble domain element |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS56140584A (Sortimente) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS58211389A (ja) * | 1982-06-01 | 1983-12-08 | Fujitsu Ltd | 磁気バブルメモリ制御方式 |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5580882A (en) * | 1978-12-13 | 1980-06-18 | Nec Corp | Cylindrical magnetic domain memory element |
| JPS599109B2 (ja) * | 1978-12-21 | 1984-02-29 | 富士通株式会社 | 磁気バルブ記憶装置 |
| JPS5687A (en) * | 1979-06-12 | 1981-01-06 | Nec Corp | Bubble domain element |
-
1980
- 1980-04-04 JP JP4431280A patent/JPS56140584A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS56140584A (en) | 1981-11-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4298932A (en) | Serial storage subsystem for a data processor | |
| US3737881A (en) | Implementation of the least recently used (lru) algorithm using magnetic bubble domains | |
| US3701132A (en) | Dynamic reallocation of information on serial storage arrangements | |
| JP3577119B2 (ja) | 半導体記憶装置 | |
| US20040221097A1 (en) | Destructive-read random access memory system buffered with destructive-read memory cache | |
| US4159412A (en) | Magnetic bubble memory chip synchronization and redundancy | |
| Beausoleil et al. | Magnetic bubble memory organization | |
| JP2008546053A (ja) | 磁気抵抗ランダム・アクセス・メモリ(mram)を用いた不揮発性メモリ・システム | |
| US3997880A (en) | Apparatus and machine implementable method for the dynamic rearrangement of plural bit equal-length records | |
| US4125875A (en) | Fault tolerant shift register type memory device | |
| JPS6310515B2 (Sortimente) | ||
| JP4257214B2 (ja) | 不揮発性半導体記憶装置 | |
| JP3117244B2 (ja) | Eepromの制御装置 | |
| JPH07507174A (ja) | 情報システムにおけるメモリ管理方法、該方法を利用する情報システム | |
| US20070047308A1 (en) | Memory controller, flash memory system and control method for flash memory | |
| US3971005A (en) | Dual access magnetic domain memory | |
| JPS5897189A (ja) | 補助記憶ル−プを有する磁気バブルメモリ素子 | |
| US4190900A (en) | Major/minor loop bubble memory with timing loop | |
| JPS5811711B2 (ja) | 記憶装置 | |
| JPS6158920B2 (Sortimente) | ||
| JPS59172078A (ja) | ベクトルプロセッサー装置 | |
| Pohm et al. | An efficient flexible buffered memory system | |
| Scarrott | The storage complex considered as a system component | |
| JP2002373494A (ja) | 半導体記憶装置とその制御方法 | |
| JPS6030981B2 (ja) | キャッシュメモリの書込制御方式 |