JPS6310461B2 - - Google Patents
Info
- Publication number
- JPS6310461B2 JPS6310461B2 JP58081168A JP8116883A JPS6310461B2 JP S6310461 B2 JPS6310461 B2 JP S6310461B2 JP 58081168 A JP58081168 A JP 58081168A JP 8116883 A JP8116883 A JP 8116883A JP S6310461 B2 JPS6310461 B2 JP S6310461B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- block
- memory
- buffer memory
- request
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000000034 method Methods 0.000 claims description 14
- 238000001514 detection method Methods 0.000 description 3
- 238000010586 diagram Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000004044 response Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Debugging And Monitoring (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58081168A JPS59207097A (ja) | 1983-05-10 | 1983-05-10 | バツフアメモリ制御方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58081168A JPS59207097A (ja) | 1983-05-10 | 1983-05-10 | バツフアメモリ制御方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59207097A JPS59207097A (ja) | 1984-11-24 |
JPS6310461B2 true JPS6310461B2 (es) | 1988-03-07 |
Family
ID=13738924
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58081168A Granted JPS59207097A (ja) | 1983-05-10 | 1983-05-10 | バツフアメモリ制御方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59207097A (es) |
-
1983
- 1983-05-10 JP JP58081168A patent/JPS59207097A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS59207097A (ja) | 1984-11-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA1124888A (en) | Integrated multilevel storage hierarchy for a data processing system with improved channel to memory write capability | |
US7111134B2 (en) | Subsystem and subsystem processing method | |
US4466059A (en) | Method and apparatus for limiting data occupancy in a cache | |
US4500954A (en) | Cache bypass system with post-block transfer directory examinations for updating cache and/or maintaining bypass | |
US5249284A (en) | Method and system for maintaining data coherency between main and cache memories | |
KR20180123625A (ko) | 하이브리드 메모리에서 쓰기 및 플러시 지원을 위한 시스템 및 방법 | |
US5751990A (en) | Abridged virtual address cache directory | |
JPH0668735B2 (ja) | キヤツシユメモリ− | |
JPH0253813B2 (es) | ||
US6782452B2 (en) | Apparatus and method for processing data using a merging cache line fill to allow access to cache entries before a line fill is completed | |
KR20100053540A (ko) | 캐시 로킹 디바이스 및 그 방법들 | |
US5850534A (en) | Method and apparatus for reducing cache snooping overhead in a multilevel cache system | |
JP3236287B2 (ja) | マルチプロセッサシステム | |
US5586290A (en) | Cache system of external storage device | |
US4419725A (en) | Cache/disk subsystem with tagalong copy | |
EP0173909B1 (en) | Look-aside buffer least recently used marker controller | |
JPH04336641A (ja) | 処理システムにおける使用のためのデータキャッシュおよび方法 | |
JPS6310461B2 (es) | ||
US7519778B2 (en) | System and method for cache coherence | |
JPH08137753A (ja) | ディスクキャッシュ装置 | |
JPS60701B2 (ja) | デ−タ処理装置 | |
US6397295B1 (en) | Cache mechanism for shared resources in a multibus data processing system | |
JPH0210446A (ja) | バッファ記憶装置 | |
JPS6343774B2 (es) | ||
JPH03230238A (ja) | キャッシュメモリ制御方式 |