JPS6279293U - - Google Patents

Info

Publication number
JPS6279293U
JPS6279293U JP17103685U JP17103685U JPS6279293U JP S6279293 U JPS6279293 U JP S6279293U JP 17103685 U JP17103685 U JP 17103685U JP 17103685 U JP17103685 U JP 17103685U JP S6279293 U JPS6279293 U JP S6279293U
Authority
JP
Japan
Prior art keywords
diagram showing
display device
code
memory
utility
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP17103685U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP17103685U priority Critical patent/JPS6279293U/ja
Publication of JPS6279293U publication Critical patent/JPS6279293U/ja
Pending legal-status Critical Current

Links

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図はこの考案の一実施例によるデイスプレ
イ装置を示すブロツク図、第2図は表示画面構成
を示す図、第3図は表示画面とビデオメモリアド
レス対応図、第4図は表示画面上でのセルの割付
けを示す図、第5図はセルに対応するメモリアド
レスとロウアドレスの関係図、第6図はこの考案
におけるロウアドレスとCPUのウエイト及びコ
ードメモリのリードライト制御の状態図、第7図
は従来のデイスプレイ装置におけるCPUのウエ
イト時間を示した図、第8図は従来のデイスプレ
イ装置のブロツク図である。 図中、1はCRTC、2はCPU、4はビデオ
メモリ、5はキヤラクタジエネレータ、21は制
御回路、22はコードメモリ。なお、図中同一符
号は同一又は相当部分を示す。
Fig. 1 is a block diagram showing a display device according to an embodiment of this invention, Fig. 2 is a diagram showing the display screen configuration, Fig. 3 is a diagram showing the correspondence between the display screen and video memory addresses, and Fig. 4 is a diagram showing the display screen configuration. 5 is a diagram showing the relationship between memory addresses and row addresses corresponding to cells, FIG. 6 is a state diagram of row addresses, CPU waits, and code memory read/write control in this invention, and FIG. FIG. 7 is a diagram showing the wait time of the CPU in a conventional display device, and FIG. 8 is a block diagram of the conventional display device. In the figure, 1 is a CRTC, 2 is a CPU, 4 is a video memory, 5 is a character generator, 21 is a control circuit, and 22 is a code memory. Note that the same reference numerals in the figures indicate the same or equivalent parts.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] ラスタスキヤン形コードフレツシユデイスプレ
イ装置において、表示1行分のコードメモリを持
つことを特徴とするデイスプレイ装置。
A raster scan type code fresh display device, characterized in that it has a code memory for one display line.
JP17103685U 1985-11-07 1985-11-07 Pending JPS6279293U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP17103685U JPS6279293U (en) 1985-11-07 1985-11-07

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP17103685U JPS6279293U (en) 1985-11-07 1985-11-07

Publications (1)

Publication Number Publication Date
JPS6279293U true JPS6279293U (en) 1987-05-21

Family

ID=31106302

Family Applications (1)

Application Number Title Priority Date Filing Date
JP17103685U Pending JPS6279293U (en) 1985-11-07 1985-11-07

Country Status (1)

Country Link
JP (1) JPS6279293U (en)

Similar Documents

Publication Publication Date Title
JPS6279293U (en)
JPS61145991U (en)
JPS6133088U (en) Character display control device
JPS6030483U (en) display device
JPS58165674U (en) CRT display device
JPS59108939U (en) color display device
JPS6088385U (en) display device
JPS62162756U (en)
JPH0283590U (en)
JPS6316350U (en)
JPS5917490U (en) screen control device
JPS62158530U (en)
JPS6294498U (en)
JPS6348246U (en)
JPS59106178U (en) image display device
JPS6170240U (en)
JPH0285482U (en)
JPH0187274U (en)
JPS63199347U (en)
JPS61138048U (en)
JPS61206944U (en)
JPS63199339U (en)
JPS586272U (en) tester rod
JPH0255341U (en)
JPS61160491U (en)