JPS6267637A - 配列乗算器 - Google Patents

配列乗算器

Info

Publication number
JPS6267637A
JPS6267637A JP60207817A JP20781785A JPS6267637A JP S6267637 A JPS6267637 A JP S6267637A JP 60207817 A JP60207817 A JP 60207817A JP 20781785 A JP20781785 A JP 20781785A JP S6267637 A JPS6267637 A JP S6267637A
Authority
JP
Japan
Prior art keywords
multiplier
signal
output
adder
array
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP60207817A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0550771B2 (enrdf_load_stackoverflow
Inventor
Noriyuki Ikumi
幾見　宣之
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP60207817A priority Critical patent/JPS6267637A/ja
Publication of JPS6267637A publication Critical patent/JPS6267637A/ja
Publication of JPH0550771B2 publication Critical patent/JPH0550771B2/ja
Granted legal-status Critical Current

Links

JP60207817A 1985-09-20 1985-09-20 配列乗算器 Granted JPS6267637A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60207817A JPS6267637A (ja) 1985-09-20 1985-09-20 配列乗算器

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60207817A JPS6267637A (ja) 1985-09-20 1985-09-20 配列乗算器

Publications (2)

Publication Number Publication Date
JPS6267637A true JPS6267637A (ja) 1987-03-27
JPH0550771B2 JPH0550771B2 (enrdf_load_stackoverflow) 1993-07-29

Family

ID=16545996

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60207817A Granted JPS6267637A (ja) 1985-09-20 1985-09-20 配列乗算器

Country Status (1)

Country Link
JP (1) JPS6267637A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02240728A (ja) * 1989-01-27 1990-09-25 Hughes Aircraft Co 乗算器

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02240728A (ja) * 1989-01-27 1990-09-25 Hughes Aircraft Co 乗算器

Also Published As

Publication number Publication date
JPH0550771B2 (enrdf_load_stackoverflow) 1993-07-29

Similar Documents

Publication Publication Date Title
JPS62229440A (ja) 配列乗算器
US6369610B1 (en) Reconfigurable multiplier array
KR940002479B1 (ko) 고속 디지탈 병렬승산기(multiplier)
US5790446A (en) Floating point multiplier with reduced critical paths using delay matching techniques
US6523055B1 (en) Circuit and method for multiplying and accumulating the sum of two products in a single cycle
US4901270A (en) Four-to-two adder cell for parallel multiplication
US20050050134A1 (en) Multiplier circuit
JP2002108606A (ja) スティッキービット生成回路及び乗算器
US4366549A (en) Multiplier with index transforms modulo a prime or modulo a fermat prime and the fermat prime less one
Stelling et al. Implementing multiply-accumulate operation in multiplication time
US20040010536A1 (en) Apparatus for multiplication of data in two's complement and unsigned magnitude formats
Bewick et al. Binary multiplication using partially redundant multiples
JP3537378B2 (ja) 加算器および集積回路
JPH0584529B2 (enrdf_load_stackoverflow)
JPH0312738B2 (enrdf_load_stackoverflow)
JPS6267637A (ja) 配列乗算器
US7334011B2 (en) Method and system for performing a multiplication operation and a device
US4935892A (en) Divider and arithmetic processing units using signed digit operands
EP0326414B1 (en) High speed multiplier
US5031136A (en) Signed-digit arithmetic processing units with binary operands
JPH05173761A (ja) ２進整数乗算器
JPH02112020A (ja) 単位加算器および並列乗算器
JP2607735B2 (ja) 倍数器の部分積加算方法
Ren et al. Design of a 16-bit CMOS divider/square-root circuit
JPS6355627A (ja) 半導体論理演算装置

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term