JPS6259495A - 通信接続スイッチの優先処理手順を修正する方法 - Google Patents

通信接続スイッチの優先処理手順を修正する方法

Info

Publication number
JPS6259495A
JPS6259495A JP61168221A JP16822186A JPS6259495A JP S6259495 A JPS6259495 A JP S6259495A JP 61168221 A JP61168221 A JP 61168221A JP 16822186 A JP16822186 A JP 16822186A JP S6259495 A JPS6259495 A JP S6259495A
Authority
JP
Japan
Prior art keywords
processor
request
requests
bias
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP61168221A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0359634B2 (enrdf_load_stackoverflow
Inventor
ボルフガンク・ヤコブ・パウル
ニコラス・ジヨン・ピツペンガー
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of JPS6259495A publication Critical patent/JPS6259495A/ja
Publication of JPH0359634B2 publication Critical patent/JPH0359634B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/368—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control
    • G06F13/374—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control using a self-select method with individual priority code comparator

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Exchange Systems With Centralized Control (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
JP61168221A 1985-09-05 1986-07-18 通信接続スイッチの優先処理手順を修正する方法 Granted JPS6259495A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US772835 1985-09-05
US06/772,835 US4663620A (en) 1985-09-05 1985-09-05 Modified crossbar switch operation with fixed priority conflict resolution and apparatus for performing same

Publications (2)

Publication Number Publication Date
JPS6259495A true JPS6259495A (ja) 1987-03-16
JPH0359634B2 JPH0359634B2 (enrdf_load_stackoverflow) 1991-09-11

Family

ID=25096402

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61168221A Granted JPS6259495A (ja) 1985-09-05 1986-07-18 通信接続スイッチの優先処理手順を修正する方法

Country Status (4)

Country Link
US (1) US4663620A (enrdf_load_stackoverflow)
EP (1) EP0214840B1 (enrdf_load_stackoverflow)
JP (1) JPS6259495A (enrdf_load_stackoverflow)
DE (1) DE3667873D1 (enrdf_load_stackoverflow)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4835422A (en) * 1988-03-14 1989-05-30 North American Philips Corporation Arbiter circuits with metastable free outputs
US5287499A (en) * 1989-03-22 1994-02-15 Bell Communications Research, Inc. Methods and apparatus for information storage and retrieval utilizing a method of hashing and different collision avoidance schemes depending upon clustering in the hash table
US5088091A (en) * 1989-06-22 1992-02-11 Digital Equipment Corporation High-speed mesh connected local area network
US5179558A (en) * 1989-06-22 1993-01-12 Digital Equipment Corporation Routing apparatus and method for high-speed mesh connected local area network
US4984237A (en) * 1989-06-29 1991-01-08 International Business Machines Corporation Multistage network with distributed pipelined control
US5024993A (en) * 1990-05-02 1991-06-18 Microelectronics & Computer Technology Corporation Superconducting-semiconducting circuits, devices and systems
US5444705A (en) * 1991-02-22 1995-08-22 International Business Machines Corp. Dual priority switching apparatus for simplex networks
US5321813A (en) * 1991-05-01 1994-06-14 Teradata Corporation Reconfigurable, fault tolerant, multistage interconnect network and protocol
TW216473B (en) * 1992-08-28 1993-11-21 American Telephone & Telegraph Contention resolution scheme for communications systems
US5949982A (en) * 1997-06-09 1999-09-07 International Business Machines Corporation Data processing system and method for implementing a switch protocol in a communication system
US6044059A (en) * 1997-06-26 2000-03-28 International Business Machines Corporation Method and apparatus for minimizing contention losses in networks
US6101561A (en) * 1998-02-06 2000-08-08 International Business Machines Corporation System for providing an increase in digital data transmission rate over a parallel bus by converting binary format voltages to encoded analog format currents
US6418526B1 (en) 1999-11-15 2002-07-09 Ncr Corporation Method and apparatus for synchronizing nodes in massively parallel systems
US6519697B1 (en) 1999-11-15 2003-02-11 Ncr Corporation Method and apparatus for coordinating the configuration of massively parallel systems
US6412002B1 (en) 1999-11-15 2002-06-25 Ncr Corporation Method and apparatus for selecting nodes in configuring massively parallel systems
US6745240B1 (en) 1999-11-15 2004-06-01 Ncr Corporation Method and apparatus for configuring massively parallel systems
US6839795B1 (en) * 2000-05-31 2005-01-04 Silicon Labs Cp, Inc. Priority cross-bar decoder
US7171542B1 (en) 2000-06-19 2007-01-30 Silicon Labs Cp, Inc. Reconfigurable interface for coupling functional input/output blocks to limited number of i/o pins
DE60026908D1 (de) * 2000-07-05 2006-05-18 St Microelectronics Srl Arbitrierungsverfahren und Schaltungsarchitektur dazu

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3553656A (en) * 1969-06-03 1971-01-05 Gen Electric Selector for the dynamic assignment of priority on a periodic basis
US3701109A (en) * 1970-11-09 1972-10-24 Bell Telephone Labor Inc Priority access system
US4199661A (en) * 1978-05-05 1980-04-22 Control Data Corporation Method and apparatus for eliminating conflicts on a communication channel
US4314335A (en) * 1980-02-06 1982-02-02 The Perkin-Elmer Corporation Multilevel priority arbiter
US4380065A (en) * 1980-09-29 1983-04-12 Honeywell Information Systems Inc. Communication multiplexer variable priority scheme
US4560985B1 (en) * 1982-05-07 1994-04-12 Digital Equipment Corp Dual-count, round-robin ditributed arbitration technique for serial buses

Also Published As

Publication number Publication date
US4663620A (en) 1987-05-05
JPH0359634B2 (enrdf_load_stackoverflow) 1991-09-11
EP0214840A2 (en) 1987-03-18
EP0214840A3 (en) 1987-08-19
EP0214840B1 (en) 1989-12-27
DE3667873D1 (de) 1990-02-01

Similar Documents

Publication Publication Date Title
JPS6259495A (ja) 通信接続スイッチの優先処理手順を修正する方法
KR900006791B1 (ko) 패킷 스위치식 다중포트 메모리 n×m 스위치 노드 및 처리 방법
KR900006793B1 (ko) 패킷 스위치 다중 대기행렬 NxM 스위치 노오드 및 처리 방법
KR900006792B1 (ko) 패킷 스위칭 노드용 로드 평형 회로장치
US4833468A (en) Layered network
US5053942A (en) Bit-sliced cross-connect chip having a tree topology of arbitration cells for connecting memory modules to processors in a multiprocessor system
US4251879A (en) Speed independent arbiter switch for digital communication networks
US6141713A (en) Bus arbitrator with a hierarchical control structure
IE49451B1 (en) Digital communication networks employing speed independent switches
JPH06223042A (ja) マルチプロセッサ・システムにおいて割込みを管理するための装置及び方法
JPH0855083A (ja) 擬似ラウンドロビン仲裁システム
US4984237A (en) Multistage network with distributed pipelined control
JP2644134B2 (ja) 並列プロセツサ・システム及びこのシステムに使用されるスイツチの待ち行列構造
US4763247A (en) Multiprocessor system formed by microprocessor matrix
Jeang et al. A binary tree architecture for application specific network on chip (ASNOC) design
Chi et al. Decomposed arbiters for large crossbars with multi-queue input buffers
US11782834B2 (en) System and method for round robin arbiters in a network-on-chip (NoC)
Aust et al. Real-time processor interconnection network for fpga-based multiprocessor system-on-chip (mpsoc)
Mahmud et al. A new arbitration circuit for synchronous multiple bus multiprocessor systems
JP2906805B2 (ja) メモリ共有型マルチプロセッサシステム
Kumar et al. Parallel Distributed Round Robin Arbiter for Network on Chip
JP3112208B2 (ja) マトリクス網回路
JP2516611B2 (ja) 並列デ−タ処理装置
Seceleanu et al. Arbitration for the segmented bus architecture
Holzner et al. Design and simulation of a multistage interconnection network