JPS6242360B2 - - Google Patents

Info

Publication number
JPS6242360B2
JPS6242360B2 JP60164121A JP16412185A JPS6242360B2 JP S6242360 B2 JPS6242360 B2 JP S6242360B2 JP 60164121 A JP60164121 A JP 60164121A JP 16412185 A JP16412185 A JP 16412185A JP S6242360 B2 JPS6242360 B2 JP S6242360B2
Authority
JP
Japan
Prior art keywords
memory
address
pins
output
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP60164121A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6150297A (ja
Inventor
Kyoo Ito
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP60164121A priority Critical patent/JPS6150297A/ja
Publication of JPS6150297A publication Critical patent/JPS6150297A/ja
Publication of JPS6242360B2 publication Critical patent/JPS6242360B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/06—Arrangements for interconnecting storage elements electrically, e.g. by wiring
    • G11C5/066—Means for reducing external access-lines for a semiconductor memory clip, e.g. by multiplexing at least address and data signals

Landscapes

  • For Increasing The Reliability Of Semiconductor Memories (AREA)
  • Static Random-Access Memory (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
JP60164121A 1985-07-26 1985-07-26 メモリの使用方法 Granted JPS6150297A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60164121A JPS6150297A (ja) 1985-07-26 1985-07-26 メモリの使用方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60164121A JPS6150297A (ja) 1985-07-26 1985-07-26 メモリの使用方法

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP10669176A Division JPS5332634A (en) 1976-09-08 1976-09-08 Memory

Publications (2)

Publication Number Publication Date
JPS6150297A JPS6150297A (ja) 1986-03-12
JPS6242360B2 true JPS6242360B2 (de) 1987-09-08

Family

ID=15787145

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60164121A Granted JPS6150297A (ja) 1985-07-26 1985-07-26 メモリの使用方法

Country Status (1)

Country Link
JP (1) JPS6150297A (de)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2553836B2 (ja) * 1985-08-12 1996-11-13 日本電信電話株式会社 自己訂正半導体メモリ
EP1189234A1 (de) * 2000-09-15 2002-03-20 STMicroelectronics S.r.l. Integrierte elektronische Anordnung mit verminderten internen Verbindungen

Also Published As

Publication number Publication date
JPS6150297A (ja) 1986-03-12

Similar Documents

Publication Publication Date Title
US6522163B1 (en) Apparatus and method for coupling a first node to a second node using switches which are selectively clocked for fast switching times
JP2700225B2 (ja) メモリセル回路
US7366041B2 (en) Input buffer for low voltage operation
JPH0612632B2 (ja) メモリ回路
US4667310A (en) Large scale circuit device containing simultaneously accessible memory cells
JP3169987B2 (ja) 入力緩衝回路を含む集積回路
US6683475B2 (en) High speed digital signal buffer and method
US5067109A (en) Data output buffer circuit for a SRAM
JPH06195968A (ja) 集積半導体メモリ装置
JPS6240800B2 (de)
JPS6128198B2 (de)
JPS6150281A (ja) メモリ
JPH05250872A (ja) ランダム・アクセス・メモリ
JPS6242359B2 (de)
JPH0447397B2 (de)
JPS6242360B2 (de)
JP3630847B2 (ja) ラッチ回路
JPH08138377A (ja) 半導体記憶装置
US5946269A (en) Synchronous RAM controlling device and method
JPS6150300A (ja) メモリ
US7286424B2 (en) Semiconductor integrated circuit device
US5555513A (en) Data processing system having a compensation circuit for compensating for capacitive coupling on a bus
JPH11185467A (ja) 半導体集積回路装置
JPH07161186A (ja) 情報伝播用ダイナミック回路
JPS6150299A (ja) メモリ