JPS6236363B2 - - Google Patents
Info
- Publication number
- JPS6236363B2 JPS6236363B2 JP55156368A JP15636880A JPS6236363B2 JP S6236363 B2 JPS6236363 B2 JP S6236363B2 JP 55156368 A JP55156368 A JP 55156368A JP 15636880 A JP15636880 A JP 15636880A JP S6236363 B2 JPS6236363 B2 JP S6236363B2
- Authority
- JP
- Japan
- Prior art keywords
- resistor
- ceramic green
- variable resistance
- attenuator
- type variable
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000000919 ceramic Substances 0.000 claims description 9
- 238000000034 method Methods 0.000 claims description 6
- 238000004519 manufacturing process Methods 0.000 claims description 4
- 238000005245 sintering Methods 0.000 claims description 4
- 238000010030 laminating Methods 0.000 claims description 2
- 239000000843 powder Substances 0.000 description 3
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 2
- LFQSCWFLJHTTHZ-UHFFFAOYSA-N Ethanol Chemical compound CCO LFQSCWFLJHTTHZ-UHFFFAOYSA-N 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- 229910052810 boron oxide Inorganic materials 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- JKWMSGQKBLHBQQ-UHFFFAOYSA-N diboron trioxide Chemical compound O=BOB=O JKWMSGQKBLHBQQ-UHFFFAOYSA-N 0.000 description 1
- 238000007606 doctor blade method Methods 0.000 description 1
- 238000010304 firing Methods 0.000 description 1
- 238000003475 lamination Methods 0.000 description 1
- 229910000464 lead oxide Inorganic materials 0.000 description 1
- WABPQHHGFIMREM-UHFFFAOYSA-N lead(0) Chemical compound [Pb] WABPQHHGFIMREM-UHFFFAOYSA-N 0.000 description 1
- YEXPOXQUZXUXJW-UHFFFAOYSA-N oxolead Chemical compound [Pb]=O YEXPOXQUZXUXJW-UHFFFAOYSA-N 0.000 description 1
- 229920006267 polyester film Polymers 0.000 description 1
- 238000004080 punching Methods 0.000 description 1
- 238000007650 screen-printing Methods 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
- 238000005303 weighing Methods 0.000 description 1
Landscapes
- Adjustable Resistors (AREA)
- Apparatuses And Processes For Manufacturing Resistors (AREA)
Description
【発明の詳細な説明】
本発明はステツプ型可変抵抗減衰器の製造方法
に関し、とくに抵抗体の構造およびその製造方法
に関する。DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a method for manufacturing a step type variable resistance attenuator, and more particularly to a structure of a resistor and a method for manufacturing the same.
従来ステツプ型可変抵抗減衰器（以下減衰器と
呼ぶ）は固定抵抗器を例えばπ型減衰回路に接続
し、減衰量の変化は、このπ型回路を数種類用意
し各端子間を共通端子を用いて切換えることによ
り行なわれている。 Conventional step type variable resistance attenuators (hereinafter referred to as attenuators) connect a fixed resistor to, for example, a π-type attenuation circuit, and change the amount of attenuation by preparing several types of π-type circuits and using a common terminal between each terminal. This is done by switching the
しかし従来の固定抵抗器を多数接続する構造で
は、第１図に示すように減衰器の外形形状が大き
くなる。（ａ＝40mm、ｂ＝30mm）に従つて外形形
状の大きい減衰器の気密性を保持するためには高
価な外装が必要となる欠点がある。 However, in the conventional structure in which a large number of fixed resistors are connected, the external shape of the attenuator becomes large as shown in FIG. (a = 40 mm, b = 30 mm), there is a disadvantage that an expensive exterior is required in order to maintain airtightness of the attenuator, which has a large external shape.
かかる従来の減衰器の欠点をおぎなう手段とし
て、セラミツク基板上に数種類のπ型、Ｔ型等の
減衰回路を形成し、端子を設けて共通端子との間
でリード線を用いて減衰量を切換える改良手段が
ある。 As a means of overcoming the drawbacks of such conventional attenuators, several types of π-type, T-type, etc. attenuation circuits are formed on a ceramic substrate, terminals are provided, and the amount of attenuation is switched using a lead wire between the terminals and the common terminal. There are ways to improve it.
しかしこれらの従来改良手段では小型化は可能
であるが、減衰量の調整時に回路の断線が生ずる
欠点があつた。 However, although these conventional improved means allow for miniaturization, they have the drawback of causing circuit breakage when adjusting the amount of attenuation.
本発明の目的はかかる従来欠点を解決した小型
で回路断線のないステツプ型可変抵抗減衰器を提
供することにある。 SUMMARY OF THE INVENTION An object of the present invention is to provide a step type variable resistance attenuator which is compact and free from circuit breakage, which solves the above-mentioned drawbacks of the prior art.
本発明によればセラミツクグリーンシート上に
抵抗体と該抵抗体に接続された内部電極およびス
ルホール部を形成する工程と、前記抵抗体および
内部電極を有するセラミツクグリーンシートを複
数層積層して前記スルホール部を介して各層間の
電気的導通をとる工程と、前記積層されたセラミ
ツクグリーンシート構造を焼結一体化する工程と
を含むことを特徴とするステツプ形加変抵抗減衰
器の製造方法が得られる。 According to the present invention, there is a step of forming a resistor, an internal electrode connected to the resistor, and a through hole portion on a ceramic green sheet, and a step of laminating a plurality of ceramic green sheets having the resistor and the internal electrode to form the through hole. A method for manufacturing a step-type variable resistance attenuator is provided, which comprises the steps of establishing electrical continuity between each layer through a step and a step of sintering and integrating the laminated ceramic green sheet structure. It will be done.
以下本発明の実施例について第２図〜第４図を
参照して説明する。 Embodiments of the present invention will be described below with reference to FIGS. 2 to 4.
第２図ａ，ｂ，ｃ，ｄはセラミツクグリーンシ
ートの絶縁膜１上に抵抗体および電極端子を形成
した積層前の分解状態を示すｎ個のステツプ部を
有する減衰器である。第２図ａは１層目の絶縁膜
１で２層目以下の内部電極５と接続するために設
けられた電極端子２と外部電極３を形成したもの
である。 Figures 2a, b, c, and d show an attenuator having n step portions, showing a disassembled state before lamination in which a resistor and electrode terminals are formed on an insulating film 1 of a ceramic green sheet. In FIG. 2a, electrode terminals 2 and external electrodes 3 are formed in the first layer of the insulating film 1 for connection with the internal electrodes 5 of the second and subsequent layers.
第２図ｂ〜ｄは２層目からｎ＋１層目には抵抗
体４およびこの抵抗体４に接続する内部電極５が
形成された絶縁膜１である。この絶縁膜１は高純
度アルミナ、酸化鉛、酸化硼素、酸化珪素の粉末
をそれぞれ重量比50％、23％、15％、12％の割合
で秤量し、アルミナ製ボールミルを用いて、約３
時間アルコールの添加した中で混合を行なつた。
次に混合工程の終了した粉末を過乾燥し、次い
で擂潰機で粉砕した粉末をドクターブレードを用
いたドクターブレード法によりポリエステルフイ
ルムなどの有機シート上に成膜してセラミツクグ
リーンシートの絶縁膜１を形成した。次に絶縁膜
１の所定の位置に貫通孔７とスルホール部６用の
孔を公知のパンチイング手段などを用いて絶縁膜
１に形成した。この絶縁膜１上にスクリーン印刷
などの公知の手段により所定の抵抗値を有する抵
抗体４と、抵抗体４に接続する内部電極５および
スルホール部６を形成し、温度150℃で約10分間
乾燥した。次にこの絶縁膜１を所定の枚数（ｎ
枚）を各絶縁膜の貫通孔７およびスルホール部６
を一致させてかさね熱プレスにより温度130℃、
圧力250Kg／cm2で20分間熱圧着を行ない、積層圧
着した多層膜８を形成した。さらにこの多層膜８
を第３図で示す温度曲線のような焼成炉中で焼成
を行なつた。第４図は本発明のステツプ型可変抵
抗減衰器の組立図を示す。第２図の各絶縁膜を積
層した多層膜８の中心の貫通孔７に減衰器の回転
軸９となるアイレツト（ハトメ）を嵌挿入し、上
面の電極端子２と接する摺動片１０を回転軸９に
機械的に固着接続して形成する。 2b to 2d show an insulating film 1 in which a resistor 4 and an internal electrode 5 connected to the resistor 4 are formed in the second to (n+1)th layers. This insulating film 1 is made by weighing high-purity alumina, lead oxide, boron oxide, and silicon oxide powders at weight ratios of 50%, 23%, 15%, and 12%, respectively, and using an alumina ball mill to produce approximately 3.
Mixing was carried out during the addition of alcohol for an hour.
Next, the powder that has undergone the mixing process is overdried, and then the powder that has been pulverized with a crusher is formed into a film on an organic sheet such as a polyester film by a doctor blade method using a doctor blade to form an insulating film 1 of a ceramic green sheet. was formed. Next, through-holes 7 and holes for through-hole portions 6 were formed in the insulating film 1 at predetermined positions using a known punching method or the like. A resistor 4 having a predetermined resistance value, internal electrodes 5 and through-hole portions 6 connected to the resistor 4 are formed on this insulating film 1 by known means such as screen printing, and dried at a temperature of 150°C for about 10 minutes. did. Next, a predetermined number (n
) of each insulating film through-hole 7 and through-hole portion 6.
Match the heat press to a temperature of 130℃,
Thermocompression bonding was performed for 20 minutes at a pressure of 250 Kg/cm 2 to form a multilayer film 8 that was laminated and pressure bonded. Furthermore, this multilayer film 8
The sintering was carried out in a sintering furnace as shown in the temperature curve shown in FIG. FIG. 4 shows an assembled diagram of the step type variable resistance attenuator of the present invention. An eyelet serving as the rotary shaft 9 of the attenuator is inserted into the through hole 7 at the center of the multilayer film 8 in which various insulating films are laminated as shown in FIG. 2, and the sliding piece 10 in contact with the electrode terminal 2 on the upper surface is rotated. It is formed by being mechanically fixedly connected to the shaft 9.
本発明の減衰器の調整は摺動片１０を回転して
電極端子２との接触を切換えることにより行なわ
れる。 Adjustment of the attenuator of the present invention is performed by rotating the sliding piece 10 to switch contact with the electrode terminal 2.
本実施例で製作されたステツプ型可変抵抗減衰
器は従来品が直径30mm×長さ40mm程度であつたも
のに比べて、直径12mm×長さ15mm程度となり非常
に小型化される。 The step-type variable resistance attenuator manufactured in this embodiment has a diameter of about 12 mm and a length of about 15 mm, which is much smaller than the conventional product, which has a diameter of about 30 mm and a length of about 40 mm.
以上本発明により印刷配線板などの配線板へ実
装するに適し、かつ小型化されたステツプ型可変
抵抗減衰器が得られる効果が大きい。 As described above, the present invention provides a step type variable resistance attenuator that is suitable for mounting on a wiring board such as a printed wiring board and is miniaturized.
第１図は従来のステツプ型可変抵抗減衰器の斜
視図、第２図ａ〜ｄは本発明の一実施例のステツ
プ型可変抵抗減衰器の分解斜視図、第３図は焼成
炉の温度曲線、第４図は第２図のステツプ型可変
抵抗減衰器の組立斜視図。
１……絶縁膜、２……電極端子、３……外部端
子、４……抵抗体、５……内部電極、６……スル
ホール部、７……貫通孔、８……多層膜、９……
回転軸、１０……摺動片。
Fig. 1 is a perspective view of a conventional step type variable resistance attenuator, Figs. 2 a to d are exploded perspective views of a step type variable resistance attenuator according to an embodiment of the present invention, and Fig. 3 is a temperature curve of a firing furnace. 4 is an assembled perspective view of the step type variable resistance attenuator shown in FIG. 2. DESCRIPTION OF SYMBOLS 1...Insulating film, 2...Electrode terminal, 3...External terminal, 4...Resistor, 5...Internal electrode, 6...Through hole part, 7...Through hole, 8...Multilayer film, 9... …
Rotating shaft, 10...Sliding piece.
Claims (1)
抗体に接続された内部電極およびスルホール部を
形成する工程と、前記抵抗体および内部電極を有
するセラミツクグリーンシートを複数層積層して
前記スルホール部を介して各層間の電気的導通を
とる工程と、前記積層されたセラミツクグリーン
シート構造を焼結一体化する工程とを含むことを
特徴とするステツプ形可変抵抗減衰器の製造方
法。1. A step of forming a resistor, an internal electrode connected to the resistor, and a through-hole portion on a ceramic green sheet, and laminating a plurality of layers of ceramic green sheets having the resistor and the internal electrode through the through-hole portion. A method for manufacturing a step-type variable resistance attenuator, comprising the steps of establishing electrical continuity between each layer and sintering the laminated ceramic green sheet structure.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP55156368A JPS5779602A (en) | 1980-11-06 | 1980-11-06 | Step type variable resistance attenuator and method of producing same |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP55156368A JPS5779602A (en) | 1980-11-06 | 1980-11-06 | Step type variable resistance attenuator and method of producing same |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5779602A JPS5779602A (en) | 1982-05-18 |
| JPS6236363B2 true JPS6236363B2 (en) | 1987-08-06 |
Family
ID=15626218
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP55156368A Granted JPS5779602A (en) | 1980-11-06 | 1980-11-06 | Step type variable resistance attenuator and method of producing same |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5779602A (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS59184502A (en) * | 1983-04-05 | 1984-10-19 | 日本電気株式会社 | Step resistance element |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS50127159A (en) * | 1974-03-27 | 1975-10-06 |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5229232Y2 (en) * | 1972-07-14 | 1977-07-04 |
-
1980
- 1980-11-06 JP JP55156368A patent/JPS5779602A/en active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS50127159A (en) * | 1974-03-27 | 1975-10-06 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5779602A (en) | 1982-05-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0992983A (en) | Manufacture of ceramic multilayer board | |
| US4072780A (en) | Process for making electrical components having dielectric layers comprising particles of a lead oxide-germanium dioxide-silicon dioxide glass and a resin binder therefore | |
| US20020118091A1 (en) | Method of producing chip thermistor | |
| JPH0356003B2 (en) | ||
| JPS6235257B2 (en) | ||
| JPS63300593A (en) | Ceramic composite substrate | |
| JPS6236363B2 (en) | ||
| JPS6221260B2 (en) | ||
| KR100502281B1 (en) | Complex array chip of combining with various devices and fabricating method therefor | |
| JPS6152562B2 (en) | ||
| JPS636121B2 (en) | ||
| JPH09260144A (en) | Coil component and its manufacture | |
| JP2739453B2 (en) | Capacitor with fuse function and method of manufacturing the same | |
| US20040016110A1 (en) | Method of producing chip thermistor | |
| KR100374506B1 (en) | Integrated chip for high frequency and fabricating method therefor | |
| JPS6152969B2 (en) | ||
| JP3231350B2 (en) | Capacitor network | |
| JPH11195554A (en) | Multilayered ceramic electronic device and production of the same | |
| JPS6092697A (en) | Composite laminated ceramic part | |
| JPS6125221Y2 (en) | ||
| JPS6235253B2 (en) | ||
| JP3078375B2 (en) | Multilayer ceramic capacitors | |
| JPH0214505A (en) | Capacitor array | |
| JPS59132643A (en) | Resistor composite substrate | |
| JPH0430172B2 (en) |