JPS623610B2 - - Google Patents

Info

Publication number
JPS623610B2
JPS623610B2 JP406878A JP406878A JPS623610B2 JP S623610 B2 JPS623610 B2 JP S623610B2 JP 406878 A JP406878 A JP 406878A JP 406878 A JP406878 A JP 406878A JP S623610 B2 JPS623610 B2 JP S623610B2
Authority
JP
Japan
Prior art keywords
output
adder
coefficient
multiplier
multipliers
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP406878A
Other languages
Japanese (ja)
Other versions
JPS5496945A (en
Inventor
Masaru Yamaguchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP406878A priority Critical patent/JPS5496945A/en
Publication of JPS5496945A publication Critical patent/JPS5496945A/en
Publication of JPS623610B2 publication Critical patent/JPS623610B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B3/00Line transmission systems
    • H04B3/02Details
    • H04B3/04Control of transmission; Equalising
    • H04B3/14Control of transmission; Equalising characterised by the equalising network used
    • H04B3/141Control of transmission; Equalising characterised by the equalising network used using multiequalisers, e.g. bump, cosine, Bode

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Filters That Use Time-Delay Elements (AREA)
  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)

Description

【発明の詳細な説明】 この発明は例えば長距離のケーブル区間におけ
るように低周波信号が比較的大きく減衰する伝送
路で発生する振幅歪を等化する自動等化器に関す
る。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to an automatic equalizer that equalizes amplitude distortion occurring in a transmission line where low frequency signals are attenuated relatively greatly, such as in a long distance cable section.

ケーブル区間において発生する振幅歪を等化す
る自動等化器としては、PCM通信方式で使用さ
れている傾斜AGCがある。第1図にその周波数
特性を示すように、傾斜AGCは高域周波数を強
調する周波数特性を持つており、傾斜AGCの内
部パラメータにより高域周波数成分の強調度が相
違する。内部パラメータは、等化出力信号のピー
ク電力が一定になるように決定される。しかしな
がら、低速のデータ伝送に供されるケーブル区間
長は非常に長く、低周波数帯における伝送損失が
非常に大きく、第1図に示した周波数特性の傾斜
AGCでは等化しきれない。
As an automatic equalizer that equalizes amplitude distortion occurring in a cable section, there is a slope AGC used in the PCM communication system. As shown in FIG. 1, the tilted AGC has a frequency characteristic that emphasizes high frequencies, and the degree of emphasis on the high frequency components varies depending on the internal parameters of the tilted AGC. The internal parameters are determined such that the peak power of the equalized output signal is constant. However, the length of the cable used for low-speed data transmission is extremely long, and the transmission loss in the low frequency band is extremely large, resulting in the slope of the frequency characteristics shown in Figure 1.
AGC cannot achieve equalization.

この発明の目的は長距離ケーブル区間に対して
も正常に動作する自動等化器を提供することにあ
る。
An object of the present invention is to provide an automatic equalizer that operates normally even over long distance cable sections.

第2図に直径が0.5mmの紙ケーブルの伝達関数
を示す。第2図から判るようにケーブルの損失は
周波数が高くなるほど損失は大きくなり、しかも
低周波帯での損失も大きい。従つて等化器の周波
数特性Tは次式で与えられれば十分である。
Figure 2 shows the transfer function of a paper cable with a diameter of 0.5 mm. As can be seen from FIG. 2, the cable loss increases as the frequency increases, and the loss also increases in the low frequency band. Therefore, it is sufficient that the frequency characteristic T of the equalizer is given by the following equation.

T()=b(a0+a1j(f/f)+a2j (f/f+……aNj(f/fN)(1) (0≦f≦f0) たゞし、f0は帯域の上限周波数であり、bは直流
の減衰量と対応するものである。又周波数特性j
(f/fnを実現するフイルタは次のようなトラン
ス バーサルフイルタで構成できる。
T()=b( a0 + a1j (f/ f0 )+ a2j (f/ f0 ) 2 +... aNj (f/ f0 ) N )(1) (0≦f≦ f0 ) However, f 0 is the upper limit frequency of the band, and b corresponds to the amount of DC attenuation. Also, frequency characteristics
A filter that realizes (f/f 0 ) n can be constructed from the following transversal filter.

すなわち、時間間隔がTで与えられるタツプ付
遅延線と、その各タツプ出力にそれぞれ重み係数
が……na−2,na−1,na0,na1,na2…
…を掛算する乗算器とで与えられるトランスバー
サルフイルタにより周波数特性j(f/fnが実現
さ れる。たゞし、T=1/f・l/lであり、lJ,
l1は整数で ある。j(f/fnを与えるトランスバーサルフイ
ル タを実現するには無限大タツプのトランスバーサ
ルフイルタが必要であるが、工学的には有限長の
トランスバーサルフイルタで近似する事の方が意
味がある。有限長のトランスバーサルフイルタで
目的関数j(f/fnを近似する手法は、公知の方
法 がいくつかあるが、参考までにその1つの手法を
記す。
That is, a delay line with taps whose time interval is given by T and weighting coefficients for each tap output are... na -2, na -1, na 0, na 1, na 2 ...
A frequency characteristic j(f/f 0 ) n is realized by a transversal filter given by a multiplier that multiplies .... Therefore, T=1/f 0・l 1 /l 0 , and lJ,
l 1 is an integer. To realize a transversal filter that gives j(f/f 0 ) n , a transversal filter with infinite taps is required, but from an engineering perspective, it is more meaningful to approximate it with a transversal filter of finite length. be. There are several known methods for approximating the objective function j(f/f 0 ) n using a finite-length transversal filter, and one method will be described for reference.

と定義する。 It is defined as

ERROR(f)は帯域内で0になれば良いが、それ
には無限大(k=∞)のタツプ数が必要となる。
そこでERROR(f)の二乗平均を最小にするタツプ
係数を最適と定義する。すなわち、 ∫f0 |ERROR(f)|2df→MIN (イ) (イ)式はnakに関して2次式であり、かつ2次の
係数は正となる。従つて最小値は必ず1つあり、
それは(イ)式を各タツプ係数で偏微分すると、その
値がゼロになることにより求めることができる。
It is sufficient if ERROR(f) becomes 0 within the band, but this requires an infinite number of taps (k=∞).
Therefore, the tap coefficient that minimizes the root mean square of ERROR(f) is defined as optimal. That is, ∫ f0 0 |ERROR(f)| 2 df→MIN (a) Equation (a) is a quadratic equation with respect to n a k, and the quadratic coefficient is positive. Therefore, there is always one minimum value,
It can be found by partially differentiating equation (a) with each tap coefficient and finding that the value becomes zero.

∴∂/∂f0 |ERROR(f)|2df=0 ∂/∂ |ERROR(f)|2df =∂/∂f0 ERROR(f)・ERROR*(f)df =∫f0 j(f/fn2jsin2πftk −2okdf=0 ∴ok=−1/ff0 (f/f0)nsin2πftk
df(ロ) (ロ)式を実行すれば、タツプ係数を求めることがで
きる。
∴∂/∂ o a kf0 0 |ERROR(f)| 2 df=0 ∂/∂ o a kf 0 |ERROR(f)| 2 df =∂/∂ o a kf0 0 ERROR(f )・ERROR * (f)df =∫ f0 0 j (f/f 0 ) n 2jsin2πftk −2 o a k df=0 ∴ o a k = −1/f 0f0 0 (f/f0) n sin2πftk
df(b) By executing formula (b), the tap coefficient can be obtained.

1つの例としてjf/fを考えると、jf/f
次式で 近似できる。
Considering jf/f 0 as an example, jf/f 0 can be approximated by the following equation.

jf/f≒sinπ/2 f/f−0.2sinπf/f
=−0.1ejT
jf/f 0 ≒sinπ/2 f/f 0 −0.2sinπf/f
0
= −0.1e jT

Claims (1)

【特許請求の範囲】 1 周波数のn乗(n=0,1,……N)あるい
はその近似に比例して高域周波数成分を強調する
N+1個のフイルタと、これ等各フイルタの出力
にそれぞれ係数aoを掛けるN+1個の第1乗算
器と、これ等各乗算器の乗算結果と係数bとをそ
れぞれ掛けるN+1個の第2乗算器と、上記N+
1個の第1乗算器の乗算結果を加算する第1加算
器1と、上記N+1個の第2乗算器の乗算結果を
加算する第2加算器と、その第2加算器の加算出
力と理想波形との誤差信号を得る差回路と、上記
第1加算器の出力と上記N+1個の第2乗算器の
各出力と上記誤差信号とを入力とし、上記係数a
o,bを制御する演算回路とを有することを特徴
とする自動等化器。 2 周波数に比例して高域周波数成分を強調する
フイルタと、そのフイルタ出力に係数a1を掛ける
第1乗算器と、その第1乗算器の出力と入力とを
加算する第1加算器と、第2加算器の出力に係数
bを掛ける第2乗算器と、その第2乗算器よりの
等化出力信号のピーク電圧を検出する検出回路
と、周波数の相違する二つの正弦波を受信してそ
の各等化出力信号のピーク電圧がそれぞれ一定に
なるように、上記係数a1,bをそれぞれ制御する
制御回路とを有することを特徴とする自動等化
器。
[Claims] 1. N+1 filters that emphasize high frequency components in proportion to the n-th power of frequency (n=0, 1,...N) or its approximation, and N+1 first multipliers that multiply the coefficient a o , N+1 second multipliers that multiply the multiplication results of each of these multipliers by the coefficient b, and the N+
A first adder 1 that adds the multiplication results of one first multiplier, a second adder that adds the multiplication results of the N+1 second multipliers, and the addition output of the second adder and the ideal A difference circuit that obtains an error signal with respect to the waveform, the output of the first adder, each output of the N+1 second multipliers, and the error signal are input, and the coefficient a
An automatic equalizer comprising an arithmetic circuit that controls o and b. 2. A filter that emphasizes high frequency components in proportion to frequency, a first multiplier that multiplies the output of the filter by a coefficient a1 , and a first adder that adds the output and input of the first multiplier; A second multiplier that multiplies the output of the second adder by a coefficient b, a detection circuit that detects the peak voltage of the equalized output signal from the second multiplier, and a detection circuit that receives two sine waves with different frequencies. An automatic equalizer comprising: a control circuit that controls each of the coefficients a 1 and b so that the peak voltage of each equalized output signal is constant.
JP406878A 1978-01-17 1978-01-17 Automatic equalizer Granted JPS5496945A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP406878A JPS5496945A (en) 1978-01-17 1978-01-17 Automatic equalizer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP406878A JPS5496945A (en) 1978-01-17 1978-01-17 Automatic equalizer

Publications (2)

Publication Number Publication Date
JPS5496945A JPS5496945A (en) 1979-07-31
JPS623610B2 true JPS623610B2 (en) 1987-01-26

Family

ID=11574497

Family Applications (1)

Application Number Title Priority Date Filing Date
JP406878A Granted JPS5496945A (en) 1978-01-17 1978-01-17 Automatic equalizer

Country Status (1)

Country Link
JP (1) JPS5496945A (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11220429A (en) 1997-11-13 1999-08-10 Matsushita Electric Ind Co Ltd Adaptive equalizer

Also Published As

Publication number Publication date
JPS5496945A (en) 1979-07-31

Similar Documents

Publication Publication Date Title
JP2953132B2 (en) Data receiver equalizer
CA1288826C (en) Circuit for cancelling whole or part of a waveform using nonrecursive and recursive filters
US5440583A (en) Decision feedback equalizer with second-order recursive filter controlled with two feedback coefficients
US4238744A (en) Frequency band dividing filter using delay-line filter
JPH0750863B2 (en) Receiver
US4477913A (en) Automatic equalizer apparatus
JPS623610B2 (en)
JP3109389B2 (en) Adaptive filter system
JP3120394B2 (en) Tone control circuit
JP3066652B2 (en) Line equalizer
CN100391102C (en) Sound quality adjusting device and filter device used therefor, sound quality adjusting method, and filter designing method
KR20040048181A (en) Equalizer for high density optical disc reproducing apparatus and equalizing method therefor
JP2004201267A (en) Digital filter, its factor calculation apparatus and factor calculation method
JPH0557767B2 (en)
Peng et al. Bark scale equalizer design using warped filter
JPH0481015A (en) Digital variable equalizer
CN106601267B (en) Voice enhancement method based on ultrashort wave FM modulation
EP0059133B1 (en) Chrominance-signal de-emphasis filter and television receiver comprising such a filter
JP2919475B2 (en) Adaptively controlled Hilbert transformer in FM demodulator
JPS6046112A (en) Automatic equalizer
SU944078A1 (en) Recursive bandpass filter
JPS5847322A (en) Digital filter
JPS6161299B2 (en)
JPS6276314A (en) Digital filter
JPH06232692A (en) Design method for digital filter and digital filter