JPS6234413A - ジヨセフソンマスタ−フリツプフロツプ - Google Patents

ジヨセフソンマスタ−フリツプフロツプ

Info

Publication number
JPS6234413A
JPS6234413A JP60172517A JP17251785A JPS6234413A JP S6234413 A JPS6234413 A JP S6234413A JP 60172517 A JP60172517 A JP 60172517A JP 17251785 A JP17251785 A JP 17251785A JP S6234413 A JPS6234413 A JP S6234413A
Authority
JP
Japan
Prior art keywords
write
gate
flop
josephson
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP60172517A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0428172B2 (enExample
Inventor
Yuji Hatano
雄治 波多野
Hideaki Nakane
中根　英章
Kunio Yamashita
山下　邦男
Yutaka Harada
豊 原田
Ushio Kawabe
川辺　潮
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
National Institute of Advanced Industrial Science and Technology AIST
Original Assignee
Agency of Industrial Science and Technology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Agency of Industrial Science and Technology filed Critical Agency of Industrial Science and Technology
Priority to JP60172517A priority Critical patent/JPS6234413A/ja
Publication of JPS6234413A publication Critical patent/JPS6234413A/ja
Publication of JPH0428172B2 publication Critical patent/JPH0428172B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Superconductor Devices And Manufacturing Methods Thereof (AREA)
JP60172517A 1985-08-07 1985-08-07 ジヨセフソンマスタ−フリツプフロツプ Granted JPS6234413A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60172517A JPS6234413A (ja) 1985-08-07 1985-08-07 ジヨセフソンマスタ−フリツプフロツプ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60172517A JPS6234413A (ja) 1985-08-07 1985-08-07 ジヨセフソンマスタ−フリツプフロツプ

Publications (2)

Publication Number Publication Date
JPS6234413A true JPS6234413A (ja) 1987-02-14
JPH0428172B2 JPH0428172B2 (enExample) 1992-05-13

Family

ID=15943420

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60172517A Granted JPS6234413A (ja) 1985-08-07 1985-08-07 ジヨセフソンマスタ−フリツプフロツプ

Country Status (1)

Country Link
JP (1) JPS6234413A (enExample)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070221265A1 (en) 2006-03-22 2007-09-27 Sion Power Corporation Rechargeable lithium/water, lithium/air batteries
US7247408B2 (en) 1999-11-23 2007-07-24 Sion Power Corporation Lithium anodes for electrochemical cells
KR101807911B1 (ko) 2011-06-17 2017-12-11 시온 파워 코퍼레이션 전극 도금 기술
KR101905233B1 (ko) 2011-10-13 2018-10-05 시온 파워 코퍼레이션 전극 구조물 및 그의 제조 방법
US9005311B2 (en) 2012-11-02 2015-04-14 Sion Power Corporation Electrode active surface pretreatment
CN109155441B (zh) 2016-05-20 2022-11-01 锡安能量公司 用于电极和电化学电池的保护层

Also Published As

Publication number Publication date
JPH0428172B2 (enExample) 1992-05-13

Similar Documents

Publication Publication Date Title
Lu et al. A novel CMOS implementation of double-edge-triggered flip-flops
JPS6234413A (ja) ジヨセフソンマスタ−フリツプフロツプ
US7080299B2 (en) Resetting latch circuits within a functional circuit and a test wrapper circuit
JPS58108830A (ja) ジヨセフソン論理集積回路
Kriplani et al. Improved delay and current models for estimating maximum currents in CMOS VLSI circuits
Lu et al. High level fault modeling of asynchronous circuits
Shadfar et al. Using VHDL Critical Path Tracing Models for Pseudo Random Test Generation
JP4495332B2 (ja) ドライバ制御信号生成回路・ｉｃ試験装置
JPH0627774B2 (ja) 故障シミュレーション方法
JPH04586Y2 (enExample)
JPH03134577A (ja) テスト容易化回路
JPH02244495A (ja) ジョセフソンラッチ回路
JPH01265608A (ja) フリップフロップ回路
Ho Improved logic model for thyristor
Hanyu et al. Low-power 8-valued cellular array VLSI for high-speed image processing
Eggersglüß et al. A Two-Stage SAT-based ATPG Approach with Reduced Switching Activity
Varma Compiled code dynamic worst case timing simulation tracking multiple causality
JPS63209319A (ja) ジヨセフソンマスタ−スレ−ブフリツプフロツプ
Chakraborty et al. Design for high-speed testability of stuck-at faults
Kinsman et al. MLS, a magnetic logic simulator for magnetic bubble logic design
Yim et al. Simulator for path-delay faults on mixed-level circuits
JPH0210177A (ja) 論理回路
JPH0544203B2 (enExample)
JPH01314011A (ja) 超電導スレーブフリップフロップ
Higami et al. Static test compaction for IDDQ testing of bridging faults in sequential circuits

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term