JPS6232820B2 - - Google Patents
Info
- Publication number
- JPS6232820B2 JPS6232820B2 JP57081712A JP8171282A JPS6232820B2 JP S6232820 B2 JPS6232820 B2 JP S6232820B2 JP 57081712 A JP57081712 A JP 57081712A JP 8171282 A JP8171282 A JP 8171282A JP S6232820 B2 JPS6232820 B2 JP S6232820B2
- Authority
- JP
- Japan
- Prior art keywords
- memory
- gate
- prg
- signal
- bits
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000015654 memory Effects 0.000 claims description 54
- 238000000034 method Methods 0.000 description 12
- 230000002950 deficient Effects 0.000 description 11
- 230000001143 conditioned effect Effects 0.000 description 8
- 230000007547 defect Effects 0.000 description 7
- 238000010586 diagram Methods 0.000 description 5
- 238000012937 correction Methods 0.000 description 3
- 230000005540 biological transmission Effects 0.000 description 2
- 238000001514 detection method Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 238000007796 conventional method Methods 0.000 description 1
- 230000001186 cumulative effect Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
- 230000001052 transient effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0796—Safety measures, i.e. ensuring safe condition in the event of error, e.g. for controlling element
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Quality & Reliability (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Debugging And Monitoring (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US27491681A | 1981-06-18 | 1981-06-18 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57208683A JPS57208683A (en) | 1982-12-21 |
JPS6232820B2 true JPS6232820B2 (US20020128544A1-20020912-P00008.png) | 1987-07-16 |
Family
ID=23050133
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57081712A Granted JPS57208683A (en) | 1981-06-18 | 1982-05-17 | Memory system |
Country Status (3)
Country | Link |
---|---|
EP (1) | EP0068099B1 (US20020128544A1-20020912-P00008.png) |
JP (1) | JPS57208683A (US20020128544A1-20020912-P00008.png) |
DE (1) | DE3279425D1 (US20020128544A1-20020912-P00008.png) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02100907U (US20020128544A1-20020912-P00008.png) * | 1989-01-31 | 1990-08-10 |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3524647A1 (de) * | 1985-07-10 | 1987-01-15 | Siemens Ag | Einrichtung zur fehlertoleranten ein/ausgabe von daten |
FR2708115B1 (fr) * | 1993-07-19 | 1995-09-01 | Sgs Thomson Microelectronics | Dispositif de stockage de données. |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS50140960A (US20020128544A1-20020912-P00008.png) * | 1974-04-27 | 1975-11-12 |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4064558A (en) * | 1976-10-22 | 1977-12-20 | General Electric Company | Method and apparatus for randomizing memory site usage |
JPS5664354A (en) * | 1979-10-30 | 1981-06-01 | Canon Inc | Copying method and device |
-
1982
- 1982-04-27 DE DE8282103553T patent/DE3279425D1/de not_active Expired
- 1982-04-27 EP EP19820103553 patent/EP0068099B1/en not_active Expired
- 1982-05-17 JP JP57081712A patent/JPS57208683A/ja active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS50140960A (US20020128544A1-20020912-P00008.png) * | 1974-04-27 | 1975-11-12 |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02100907U (US20020128544A1-20020912-P00008.png) * | 1989-01-31 | 1990-08-10 |
Also Published As
Publication number | Publication date |
---|---|
EP0068099B1 (en) | 1989-02-01 |
DE3279425D1 (en) | 1989-03-09 |
JPS57208683A (en) | 1982-12-21 |
EP0068099A2 (en) | 1983-01-05 |
EP0068099A3 (en) | 1986-01-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4375664A (en) | Apparatus for detecting, correcting and logging single bit memory read errors using syndrome generating and decoding circuitry | |
EP0540450B1 (en) | ECC function with self-contained high performance partial write or read/modify/write and parity look-ahead interface scheme | |
US4506364A (en) | Memory address permutation apparatus | |
EP0332662B1 (en) | Byte write error code method and apparatus | |
US4458349A (en) | Method for storing data words in fault tolerant memory to recover uncorrectable errors | |
US4688219A (en) | Semiconductor memory device having redundant memory and parity capabilities | |
US4296494A (en) | Error correction and detection systems | |
US4961193A (en) | Extended errors correcting device having single package error correcting and double package error detecting codes | |
US4651321A (en) | Apparatus for reducing storage necessary for error correction and detection in data processing machines | |
JPH0260013B2 (US20020128544A1-20020912-P00008.png) | ||
EP0176218B1 (en) | Error correcting system | |
JPH0743678B2 (ja) | フオールト・トレラント・メモリ・システム | |
US4926426A (en) | Error correction check during write cycles | |
JPH01195557A (ja) | データ処理システムにおけるデータ転送方法 | |
EP0090219B1 (en) | Memory system restructured by deterministic permutation algorithm | |
JP2004514184A (ja) | デジタル・データにおけるソフト・エラーを訂正するための方法および装置 | |
WO1983001523A1 (en) | Error-correcting memory with low storage overhead and fast correction mechanism | |
US4584682A (en) | Reconfigurable memory using both address permutation and spare memory elements | |
KR880000577B1 (ko) | 메모리 시스템 | |
JPS6237422B2 (US20020128544A1-20020912-P00008.png) | ||
US6505318B1 (en) | Method and apparatus for partial error detection and correction of digital data | |
JPS6232820B2 (US20020128544A1-20020912-P00008.png) | ||
JPH02278355A (ja) | フオールト・トレラント・メモリ・システム | |
JPH06230990A (ja) | 符号誤りの識別、補正方法及び装置 | |
JPH02143352A (ja) | メモリエラー検出修正方式 |