JPS62286241A - Inspection of semiconductor device - Google Patents
Inspection of semiconductor deviceInfo
- Publication number
- JPS62286241A JPS62286241A JP13079086A JP13079086A JPS62286241A JP S62286241 A JPS62286241 A JP S62286241A JP 13079086 A JP13079086 A JP 13079086A JP 13079086 A JP13079086 A JP 13079086A JP S62286241 A JPS62286241 A JP S62286241A
- Authority
- JP
- Japan
- Prior art keywords
- value
- external lead
- average value
- measured
- vbe
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 23
- 238000007689 inspection Methods 0.000 title claims description 8
- 238000004519 manufacturing process Methods 0.000 claims abstract description 20
- 229910052751 metal Inorganic materials 0.000 claims abstract description 13
- 239000002184 metal Substances 0.000 claims abstract description 13
- WABPQHHGFIMREM-UHFFFAOYSA-N lead(0) Chemical compound [Pb] WABPQHHGFIMREM-UHFFFAOYSA-N 0.000 claims abstract description 7
- 239000000758 substrate Substances 0.000 claims abstract description 3
- 238000000034 method Methods 0.000 claims description 6
- 230000002159 abnormal effect Effects 0.000 abstract description 4
- 238000005259 measurement Methods 0.000 abstract description 2
- 239000006185 dispersion Substances 0.000 abstract 2
- 230000002950 deficient Effects 0.000 abstract 1
- 230000008878 coupling Effects 0.000 description 3
- 238000010168 coupling process Methods 0.000 description 3
- 238000005859 coupling reaction Methods 0.000 description 3
- 230000005856 abnormality Effects 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 230000007547 defect Effects 0.000 description 2
- 238000007740 vapor deposition Methods 0.000 description 2
- 230000002411 adverse Effects 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000020169 heat generation Effects 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
Abstract
Description
【発明の詳細な説明】
3、発明の詳細な説明
産業上の利用分野
本発明は、半導体素子の電極と各々の外部電極の結線状
態を電気的に検出する方法に関するものである。DETAILED DESCRIPTION OF THE INVENTION 3. Detailed Description of the Invention Field of Industrial Application The present invention relates to a method for electrically detecting the connection state between an electrode of a semiconductor element and each external electrode.
従来の技術
従来この種の検査は、半導体素子の接合順方向電圧が安
定した一定の値を持つことに着目して、半導体素子の極
性領域と金属電極および外部導出線と金属′S線の結合
部のばらつきや、金属細線の太さや変化分が、半導体素
子個有の順方向電圧に加算されることを利用して規格設
定を行ない、素子上外部導出線の結合状態を検査する方
法が一般的に行なわれている。特に大電流を扱う半導体
素子の場合、部分的に結合が不完全であったり、金属細
線の太さが異なると、半導体装置の中では回路の一部に
高い抵抗が存在することになり、部分的な発熱、疲労が
起って半導体装置にとって致命的な断線不良となり、そ
の半導体装置を組み込んだ電子機器の市場トラブルを発
生させるため、特に厳重なる規格設定と、検査が行なわ
れている。Conventional technology This type of inspection conventionally focuses on the fact that the junction forward voltage of a semiconductor element has a stable and constant value, and examines the coupling between the polar region of the semiconductor element and the metal electrode, and the external lead wire and the metal 'S line. A common method is to set standards by taking advantage of the fact that variations in parts, thickness and changes in thin metal wires are added to the forward voltage unique to semiconductor elements, and to inspect the coupling state of external lead-out wires on the element. It is carried out according to Particularly in the case of semiconductor devices that handle large currents, if the coupling is incomplete in some areas or the thickness of the thin metal wires is different, high resistance will exist in some parts of the circuit in the semiconductor device. Particularly strict standards are set and inspections are carried out to avoid excessive heat generation and fatigue, which can lead to fatal disconnections in semiconductor devices and cause market troubles for electronic equipment incorporating such semiconductor devices.
発明が解決しようとする問題点
このような従来の方法は、半導体素子の極性領域と金属
電極の接触、電極と金属細線の接続面積や強度、金属細
線の形状のばらつき、さらには、外部導出線と金属細線
の接続面積や強度などの製造ロット毎のばらつきに加え
て、髄々のばらつきが加わっており、検査規格を厳しく
すると、製造歩留りを悪くシ、一方、ゆるくすると、品
質が確保できないという不都合を生じている。Problems to be Solved by the Invention These conventional methods have problems such as the contact between the polar region of the semiconductor element and the metal electrode, the connection area and strength between the electrode and the thin metal wire, variations in the shape of the thin metal wire, and furthermore, In addition to the variations between production lots, such as the connection area and strength of thin metal wires, there are also significant variations, and if inspection standards are made too strict, the production yield will be adversely affected, while if they are made too lax, quality cannot be ensured. It is causing inconvenience.
本発明は、このような不都合を排除することを目的とし
て、製造ロット内の全体のばらつきを把握し、その製造
ロットの特性値が分布から飛び離れた異常な半導体装置
のみを精度よく取り除くことのできる方法に関するもの
である。The present invention aims to eliminate such inconveniences by grasping the overall variation within a production lot and accurately removing only abnormal semiconductor devices whose characteristic values deviate from the distribution of the production lot. It's about how you can do it.
問題点を解決するための手段
本発明は、半導体素子を基板支持体に接着し、半導体素
子の各電極と外部導出線とを金属細線で連結した後、前
記外部導出線を通じて、接合順方向定電流電圧値を測定
し、個々の測定値と同一製造ロット内母集団の測定値平
均値との差から、前記側々の測定値の不良を検知する半
導体装置の検宵している。例えば、トランジスタのエミ
ッタ。Means for Solving the Problems The present invention provides a method for bonding a semiconductor element to a substrate support, connecting each electrode of the semiconductor element and an external lead wire with a thin metal wire, and then determining the forward direction of bonding through the external lead wire. The semiconductor device is tested by measuring current and voltage values and detecting defects in the measured values on each side based on the difference between individual measured values and the average measured value of a population within the same manufacturing lot. For example, the emitter of a transistor.
ベース領域上にアルミニウム蒸着によって電極を形成し
た場合、そのアルミニウム蒸着膜厚が若干異ったり、エ
ミッタ、ベース電極と、金属細線を結合する際、ボンデ
ィング・ウェッジの寸法で決まるボンディング面積が若
干異ったり、また、金属細線のボンディング部の形状が
異なる等である。このような、わずかなばらつきは、大
電流になる程大きな抵抗値を示し、同一条件でエミッタ
、ベース電極間に一定の順方向電流を流しても順方向電
圧(VBE)は大きな差となって現われるために、一定
のVIE規格を設ける場合、ある程度ゆるい規格を設定
しなければならない。When an electrode is formed by aluminum vapor deposition on the base region, the thickness of the aluminum vapor deposition film may vary slightly, and when bonding the emitter, base electrode, and thin metal wire, the bonding area determined by the dimensions of the bonding wedge may vary slightly. In addition, the shape of the bonding portion of the thin metal wire is different. Such slight variations indicate a larger resistance value as the current becomes larger, and even if a constant forward current is passed between the emitter and base electrodes under the same conditions, there will be a large difference in the forward voltage (VBE). If a certain VIE standard is established in order to appear, the standard must be set to a certain extent.
そこで、製造ロット毎のVB[!の分布を少量のサンプ
ル測定で推定し、且つその製造ロットのvBEの平均値
を求め、平均値に対して規格値を設ければ、製造ロット
間のVBHのばらつきは消去され、また、製造工程で生
じた異常ばらつきは極めて精。Therefore, VB [! By estimating the distribution of VBH by measuring a small amount of samples, finding the average value of vBE for that manufacturing lot, and setting a standard value for the average value, variations in VBH between manufacturing lots can be eliminated, and the manufacturing process can be The abnormal variation that occurred was extremely precise.
度よく検出することが可能となる。This allows for accurate detection.
実施例
図面は、本発明の検査方法をわかり易くするために、実
施例の半導体装置として、大電力型トランジスタによる
定電流(Ig=7A>時のベース。In order to make it easier to understand the inspection method of the present invention, the drawings show a semiconductor device of the embodiment at a constant current (Ig=7A>) using a high-power transistor.
エミッタ間電圧VB[!の分布と、検査方法を表わした
図である。Emitter voltage VB[! FIG.
本発明にかかる検査例で、各々のロットから数個(10
〜60)のサンプリングによって、そのロットの分布と
平均値AA、AB、ACをデーター処理演算し、その平
均値に対して規格幅(ad)(この例ではad=o、0
4V)を付加した規格値BA、BB、BCを設定する平
均値の偏差は工程差であり、これは許容限度内で容認さ
れるが個々の測定値がロット毎の規格値をこえるものは
不良品と判定できる。これによって製造上の異常品は、
確実に除去される。In an inspection example according to the present invention, several (10
~60), data processing is performed on the distribution and average values AA, AB, AC of the lot, and the standard width (ad) (in this example, ad=o, 0) is calculated for the average value.
The deviation of the average value for setting the standard values BA, BB, BC with 4V) is a process difference, and this is acceptable within the tolerance limit, but it is unacceptable if the individual measured value exceeds the standard value for each lot. It can be judged to be a good product. As a result, products with manufacturing defects are
definitely removed.
発明の効果
以上のように本発明は、製造ロット間の変化と、製造工
程中の作り込みの異常を明確に分け、極めて精度の高い
検査が可能おなり、特に、製品の市場品質上最も重要な
電極と外部導出線の結線状、態を厳密に検査することが
でき増々増大する電子機器の信頼性を格段に向上させる
ことが可能となる。Effects of the Invention As described above, the present invention clearly distinguishes between manufacturing lot-to-manufacturing abnormalities and manufacturing abnormalities during the manufacturing process, making it possible to perform extremely accurate inspections. It is possible to rigorously inspect the connection state of electrodes and external lead wires, making it possible to significantly improve the reliability of the ever-increasing number of electronic devices.
図釈は本発明の半導体装置の検査方法をVBE特性測定
値の分布によって表わしたものである。The illustration represents the semiconductor device testing method of the present invention by the distribution of VBE characteristic measurement values.
Claims (1)
と外部導出線とを金属細線で連結した後、前記外部導出
線を通じて、接合順方向定電流電圧値を測定し、個々の
測定値と同一製造ロット内母集団の測定値平均値との差
を演算し、その演算値とあらかじめ設定した規格値とに
照らして良否を判定する半導体装置の検査方法。After adhering the semiconductor element to the substrate support and connecting each electrode of the semiconductor element and an external lead wire with a thin metal wire, the junction forward direction constant current voltage value is measured through the external lead wire, and the individual measured values and A semiconductor device inspection method that calculates the difference between the measured value and the average value of a population within the same manufacturing lot, and determines the quality of the semiconductor device by comparing the calculated value with a preset standard value.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13079086A JPS62286241A (en) | 1986-06-05 | 1986-06-05 | Inspection of semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13079086A JPS62286241A (en) | 1986-06-05 | 1986-06-05 | Inspection of semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS62286241A true JPS62286241A (en) | 1987-12-12 |
Family
ID=15042746
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP13079086A Pending JPS62286241A (en) | 1986-06-05 | 1986-06-05 | Inspection of semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS62286241A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6466577A (en) * | 1987-09-07 | 1989-03-13 | Nec Yamaguchi Ltd | Apparatus for testing semiconductor device |
US6810344B1 (en) | 1999-11-11 | 2004-10-26 | Kabushiki Kaisha Toshiba | Semiconductor testing method and semiconductor testing apparatus for semiconductor devices, and program for executing semiconductor testing method |
CN101992679A (en) * | 2009-08-24 | 2011-03-30 | 上海华普国润汽车有限公司 | Double planetary row four-axis hybrid power transmission device |
-
1986
- 1986-06-05 JP JP13079086A patent/JPS62286241A/en active Pending
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6466577A (en) * | 1987-09-07 | 1989-03-13 | Nec Yamaguchi Ltd | Apparatus for testing semiconductor device |
US6810344B1 (en) | 1999-11-11 | 2004-10-26 | Kabushiki Kaisha Toshiba | Semiconductor testing method and semiconductor testing apparatus for semiconductor devices, and program for executing semiconductor testing method |
CN101992679A (en) * | 2009-08-24 | 2011-03-30 | 上海华普国润汽车有限公司 | Double planetary row four-axis hybrid power transmission device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0032028B1 (en) | Method and apparatus for forming electrical interconnections | |
US7772590B2 (en) | Metal comb structures, methods for their fabrication and failure analysis | |
JP2004223603A (en) | Resistance welding method, device therefor, and method of producing electronic component | |
KR100352672B1 (en) | Integrated circuit and fabricating method and evaluating method of integrated circuit | |
JPS62286241A (en) | Inspection of semiconductor device | |
WO1999031304A1 (en) | Plating device and method of confirming current feed | |
CN109724712B (en) | Temperature detection device, manufacturing method thereof and laser surface annealing equipment | |
CN112505102A (en) | Method for measuring resistance of package substrate and package substrate thereof | |
JPS5839021A (en) | Inspection of semiconductor device | |
JP2000232141A (en) | Method for testing conduction of substrate for semiconductor package | |
JPH11233574A (en) | Z-axis height setting device and method by wafer test system | |
JPH07273157A (en) | Method and equipment for inspecting semiconductor device | |
EP0105003A1 (en) | Method of screening resin-sealed semiconductor devices | |
JP2005049314A (en) | Probing test method and probe condition detector | |
JPS618939A (en) | Semiconductor device | |
KR200197336Y1 (en) | Thin Film Thermocouple within the Bonded Silicon Wafers | |
JP2531261Y2 (en) | Chip network electronic component inspection equipment | |
JP2861423B2 (en) | Inspection method for semiconductor device | |
JP4554169B2 (en) | Method and apparatus for measuring electrical characteristics of semiconductor wafer | |
JP4255774B2 (en) | Circuit board inspection equipment | |
JP2000223543A (en) | Field pattern defect detection method in semiconductor production process | |
KR100529453B1 (en) | Needle for probe card and method for fabricating the same | |
JP2021118191A (en) | Semiconductor device, inspection method for semiconductor device, manufacturing method for semiconductor device, and inspection device | |
JP3699521B2 (en) | Solder coating method and solder coating judgment method | |
JPS6236282Y2 (en) |