JPS622705A - Gaas fet amplifier - Google Patents

Gaas fet amplifier

Info

Publication number
JPS622705A
JPS622705A JP14054485A JP14054485A JPS622705A JP S622705 A JPS622705 A JP S622705A JP 14054485 A JP14054485 A JP 14054485A JP 14054485 A JP14054485 A JP 14054485A JP S622705 A JPS622705 A JP S622705A
Authority
JP
Japan
Prior art keywords
input
amplifier
output
working point
conversion coefficient
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP14054485A
Other languages
Japanese (ja)
Inventor
Takeshi Sawada
武 沢田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP14054485A priority Critical patent/JPS622705A/en
Publication of JPS622705A publication Critical patent/JPS622705A/en
Pending legal-status Critical Current

Links

Landscapes

  • Amplifiers (AREA)

Abstract

PURPOSE:To reduce the value of an AM/PM conversion coefficient without setting an input/output working point by setting the input/output working point of a secondary amplifier so that the AM/PM conversion coefficient produced from a main amplifier is eliminated and therefore setting the back-off larger than a saturated output point. CONSTITUTION:The input level of the input signal supplied from an input terminal 11 is controlled by the 1st variable attenuator 12 so that a secondary amplifier 13 is set at a prescribed input/output working point. Thus an output signal amplified in response to said input/output working point is delivered to the 2nd variable attenuator 14. The AM/PM conversion coefficient at the input/ output working point is set so as to secure the polarity opposite to that obtained at the input/output working point of a main amplifier 15 together with equal absolute value. The attenuator 14 controls the level of the input supplied from the amplifier 13 so that the amplifier 15 is set at a prescribed input/output working point. Thus the amplifier 15 can set an input/output working point according to said controlled input level and delivers an output signal amplified in response to said working point to an output terminal 16.

Description

【発明の詳細な説明】 〔発明の技術分野〕 本発明は、UHF帯、SHF帯等のマイクロ波帯で使用
するGaAsFET増幅器に関する。
DETAILED DESCRIPTION OF THE INVENTION [Technical Field of the Invention] The present invention relates to a GaAsFET amplifier used in microwave bands such as the UHF band and the SHF band.

〔発明の技術的背景〕[Technical background of the invention]

従来このようなGaAsFET増幅器は、マイクロ波帯
で高出力を得るための電力増幅用および低雑音特性を得
るための低雑音増幅用等に利用され、一般に多段縦続接
続して使用されている。
Conventionally, such GaAsFET amplifiers have been used for power amplification to obtain high output in the microwave band, low noise amplification to obtain low noise characteristics, etc., and are generally used in multi-stage cascade connection.

このGaA、FET増幅器は、第3図に示すような入出
力特性イおよび入力−通過位相特性口をもっており、通
過位相は入力レベルの変化に対し入出力特性のリニアな
領域ではなだらかに変化するが、増幅器の出力が飽和し
てくると急激に変化するようになる。従って入力レベル
の変化分に対する通過位相の変化分の比で表わされるA
M/PM変換係数は、入出力特性のリニアな領域ではそ
の値は小さく、飽和領域では大きな値となる。またAM
/PM変換係数の極性は、入力レベルに対して正または
負の値をとる。
This GaA, FET amplifier has an input/output characteristic and an input-passing phase characteristic as shown in Fig. 3, and the passing phase changes gently in the linear region of the input/output characteristic with respect to changes in the input level. , when the output of the amplifier reaches saturation, it starts to change rapidly. Therefore, A is expressed as the ratio of the change in the passing phase to the change in the input level.
The M/PM conversion coefficient has a small value in a linear region of input/output characteristics, and a large value in a saturated region. Also AM
The polarity of the /PM conversion coefficient takes a positive or negative value with respect to the input level.

このAM/PM変換係数は、大容量のFM多重電話信号
伝送時、あるいは大容量ディジタル信号伝送時に歪雑音
の発生原因となるので、小さい値で使用することが要求
される。このため、第3図の増幅器の例では、入出力動
作点を飽和出力点よりバック・オフをとって入出力特性
イがリニアな領域、例えばA点に設定する必要があった
This AM/PM conversion coefficient is required to be used at a small value because it causes distortion noise when transmitting large-capacity FM multiplex telephone signals or transmitting large-capacity digital signals. For this reason, in the example of the amplifier shown in FIG. 3, it was necessary to set the input/output operating point to a region where the input/output characteristics are linear, for example, point A, by backing off from the saturated output point.

〔背景技術の問題点〕[Problems with background technology]

しかし、このようなGaASFET増幅器では、バック
・オフをとるため飽和出力を運用出力より高くする必要
性が生じ、このため高出力の素子を使用しなければなら
ないので、直流消費電力が増加し、電源効率が低下する
結果となる。従って電源供給装置は、その容量を大きく
する必要性が生じ、増幅器の放熱器に関しても熱抵抗の
小さいものが必要となり、さらに素子自体の価格も増加
する等の問題点があった。
However, in such a GaASFET amplifier, it is necessary to make the saturated output higher than the operational output in order to take back-off, and this requires the use of high-output elements, which increases DC power consumption and reduces the power supply. This results in reduced efficiency. Therefore, the capacity of the power supply device needs to be increased, and the heat radiator of the amplifier needs to have a low thermal resistance, and there are also problems such as an increase in the cost of the device itself.

〔発明の目的〕[Purpose of the invention]

本発明は、上記問題点lこ鑑みなされたもので、飽和出
力点よりバック・オフを大きくとって入出力動作点を設
定しなくてもAM/PM変換係数の値を小さくするG 
a A s F E T増幅器を提供することを目的と
する。
The present invention was made in view of the above-mentioned problems, and the present invention has been developed to reduce the value of the AM/PM conversion coefficient without setting the input/output operating point by setting the back-off larger than the saturated output point.
An object of the present invention is to provide an aAsFET amplifier.

〔発明の概要〕[Summary of the invention]

本発明は、第1の可変減衰器の入力レベルの調整により
入出力動作点を設定する副増幅器と、第2の可変減衰器
の入力レベルの調整により入出力動作点を設定する主増
幅器とを縦続接続し、前記主増幅器で生ずるAM/PM
変換係数を打消すように前記副増幅器の入出力動作点を
設定したことにより上記した目的を達成している。
The present invention includes a sub-amplifier that sets the input/output operating point by adjusting the input level of the first variable attenuator, and a main amplifier that sets the input/output operating point by adjusting the input level of the second variable attenuator. AM/PM generated in the main amplifier in cascade connection
The above objective is achieved by setting the input/output operating points of the sub-amplifier so as to cancel the conversion coefficients.

〔発明の実施例〕[Embodiments of the invention]

本発明の実施例を第1図乃至第20図の図面に基づいて
詳細に説明する。
Embodiments of the present invention will be described in detail based on the drawings of FIGS. 1 to 20.

@1図は、本発明の実施例を示すブロック図で、入力端
子11から入力した入力信号は、第1の可変減衰器12
で副増幅器13が所定の入出力動作点を設定できるよう
に入力レベルを調整される。この調整された入力レベル
lこより副増幅器13は入出力動作点を設定し、この入
出力動作点にともなう増幅した出力信号を第2可変減衰
器14に出力する。
Figure @1 is a block diagram showing an embodiment of the present invention, in which the input signal input from the input terminal 11 is input to the first variable attenuator 12.
The input level is adjusted so that the sub-amplifier 13 can set a predetermined input/output operating point. Based on this adjusted input level l, the sub-amplifier 13 sets an input/output operating point, and outputs an amplified output signal corresponding to this input/output operating point to the second variable attenuator 14.

上記入出力動作点でのAM/PM変換係数は、後述する
主増幅器15の入出力動作点でのAM/PM変換係数と
極性が逆で絶対値が等しくなるように設定する。
The AM/PM conversion coefficient at the input/output operating point is set to have opposite polarity and equal absolute value to the AM/PM conversion coefficient at the input/output operating point of the main amplifier 15, which will be described later.

第2町変減衰器14では、主増幅器15が所定の入出力
動作点を設定できるように副増幅器13からの入力レベ
ルを調整し、この調整された入力レベルlこより主増幅
器15は入出力動作点を設定し、この入出力動作点にと
もなう増幅した出力信号を出力端子16に出力する。
The second variable attenuator 14 adjusts the input level from the sub-amplifier 13 so that the main amplifier 15 can set a predetermined input/output operating point. A point is set, and an amplified output signal associated with this input/output operating point is output to the output terminal 16.

第2図は、各増幅器の入出力特性イおよび入力−通過位
相特性口を示す図で、第2図(a)は主増幅器、(b)
は副増幅器の場合を示す。
Figure 2 is a diagram showing the input/output characteristics and input-passing phase characteristics of each amplifier. Figure 2 (a) shows the main amplifier, (b)
indicates the case of a sub-amplifier.

第2図(a)において主増幅器15の入出力動作点を例
えば飽和出力領域のB点とすると、入力−通過位相特性
口のB′点ではB′点の傾きIこ相当するAM/PM変
換係数が発生する。
In FIG. 2(a), if the input/output operating point of the main amplifier 15 is, for example, point B in the saturated output region, then at point B' at the input-pass phase characteristic opening, the slope I at point B' is A coefficient occurs.

よって副増幅器13では、fsz図(b)に示すように
入出力動作点を主増幅器15のAM/PM変換係数と極
性が逆で絶対値が等しい01点(こなるように、!1可
変減衰器12で設定すれば主増幅器のAM/PM変換係
数を打消すことができる。
Therefore, in the sub-amplifier 13, as shown in the fsz diagram (b), the input/output operating point is set to the 01 point, which has the opposite polarity and the same absolute value as the AM/PM conversion coefficient of the main amplifier 15 (as shown in the !1 variable attenuation point). By setting it in the amplifier 12, the AM/PM conversion coefficient of the main amplifier can be canceled.

〔発明の効果〕〔Effect of the invention〕

以上説明したように、本発明は第1の可変減衰器の入力
レベルの調整により入出力動作点を設定する副増幅器と
、第2の可変減衰器の入力レベルの調整により入出力動
作点を設定する主増幅器とを縦続接続し、前記主増幅器
で生ずるAM/PM変換係数を打消すように前記副増幅
器の入出力動作点を設定したので、主増幅器の飽和領域
に入出力動作点を設定でき、かつAM/PM変換係数を
低減することができる。よって増幅器の電源効率を上げ
ることができ、さらに高出力caAsFET素子が不Q
となり、素子自体の価格も低下する等の効果を奏する。
As explained above, the present invention provides a sub-amplifier that sets the input/output operating point by adjusting the input level of the first variable attenuator, and a sub-amplifier that sets the input/output operating point by adjusting the input level of the second variable attenuator. The input/output operating point of the sub-amplifier is set in such a way as to cancel the AM/PM conversion coefficient generated in the main amplifier, so the input/output operating point can be set in the saturation region of the main amplifier. , and the AM/PM conversion coefficient can be reduced. Therefore, the power supply efficiency of the amplifier can be increased, and the high output caAsFET element can be
Therefore, the cost of the element itself is reduced.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明のブロック構成図、第2図は本発明のG
aAsFET増幅器の入出力特性および入力−通過位相
特性を示す図で(a)は主増幅器、(b)は副増幅器の
場合を示す図、第3図は従来のGaA、FET増幅器の
入出力特性および入力−通過位相特性を示す図の一例で
ある。 12・・・第1の可変減衰器、′13・・・副増幅器、
14・・・第2の可変減衰器、15・・・主増幅器、イ
・・・入出力特性、ロ・・・入力−通過位相特性。 代理人弁理士 則近憲佑(ほか1匈 12−一−−第1の可多2欧衰1瓢 13−−−−昌IIす誼9−11 14−−−一第2の可l!減y!I巳 15−−−−1糟幅区 一人力 第3図
FIG. 1 is a block diagram of the present invention, and FIG. 2 is a block diagram of the present invention.
Figure 3 shows the input/output characteristics and input-passing phase characteristics of the aAsFET amplifier. (a) is the main amplifier, (b) is the sub amplifier. Figure 3 shows the input/output characteristics and input-passing phase characteristics of the conventional GaA FET amplifier It is an example of a figure which shows an input-passing phase characteristic. 12...First variable attenuator,'13...Sub amplifier,
14... Second variable attenuator, 15... Main amplifier, A... Input/output characteristics, B... Input-passing phase characteristics. Agent Patent Attorney Kensuke Norichika (and 1 匈12-1--1st number 2 European decline 1 13-----Sho II 9-11 14--1 2nd number! Reduced y!

Claims (1)

【特許請求の範囲】[Claims] 第1の可変減衰器の入力レベルの調整により入出力動作
点を設定する副増幅器と、第2の可変減衰器の入力レベ
ルの調整により入出力動作点を設定する主増幅器とを縦
続接続し、前記主増幅器で生ずるAM/PM変換係数を
打消すように前記副増幅器の入出力動作点を設定したこ
とを特徴とするGaAsFET増幅器。
A sub-amplifier that sets the input/output operating point by adjusting the input level of the first variable attenuator and a main amplifier that sets the input/output operating point by adjusting the input level of the second variable attenuator are connected in cascade, A GaAs FET amplifier characterized in that input/output operating points of the sub-amplifier are set so as to cancel an AM/PM conversion coefficient generated in the main amplifier.
JP14054485A 1985-06-28 1985-06-28 Gaas fet amplifier Pending JPS622705A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14054485A JPS622705A (en) 1985-06-28 1985-06-28 Gaas fet amplifier

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14054485A JPS622705A (en) 1985-06-28 1985-06-28 Gaas fet amplifier

Publications (1)

Publication Number Publication Date
JPS622705A true JPS622705A (en) 1987-01-08

Family

ID=15271140

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14054485A Pending JPS622705A (en) 1985-06-28 1985-06-28 Gaas fet amplifier

Country Status (1)

Country Link
JP (1) JPS622705A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005057599A (en) * 2003-08-06 2005-03-03 Mitsubishi Electric Corp Multi-stage high output amplifier
JP2014175122A (en) * 2013-03-07 2014-09-22 Toshiba Corp Microwave heating device and exhaust emission control system

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005057599A (en) * 2003-08-06 2005-03-03 Mitsubishi Electric Corp Multi-stage high output amplifier
JP4722384B2 (en) * 2003-08-06 2011-07-13 三菱電機株式会社 Multistage high power amplifier
JP2014175122A (en) * 2013-03-07 2014-09-22 Toshiba Corp Microwave heating device and exhaust emission control system

Similar Documents

Publication Publication Date Title
JP2002111400A (en) Power amplifier
WO2004064247A1 (en) Doherty amplifier
KR19980018164A (en) Active Feedback Precorrection Linearization
JPH0590844A (en) Distortion compensator
CN115567005A (en) Power self-adaptive Doherty power amplifier structure and design method
JP3314806B2 (en) Power amplifier
EP0844732A1 (en) Linearizer bridge circuit
JP2000174559A (en) Microwave power amplifier
US20040095192A1 (en) Radio frequency power amplifier adaptive bias control circuit
JPH09172338A (en) Method and device for linearizing at different output levelsamplitude and phase responses of traveling-wave tube and semiconductor amplifier
JPS622705A (en) Gaas fet amplifier
GB2219705A (en) Fet amplifier
JP3827130B2 (en) Feed forward amplifier
JP2001292034A (en) Power amplifier for amplifying ofdm signal
JP2001339253A (en) Amplifying device
JP2792436B2 (en) High frequency output amplifier
JP2002368716A (en) Ofdm high efficiency power amplifier
US3740659A (en) Ac amplifier system
JPH0125035Y2 (en)
JP2001068945A (en) Power amplifier
JPH03250805A (en) Multi-signal amplifier
JP2881043B2 (en) High frequency linear amplifier
JPH0528111U (en) Phase compensation high power amplifier
JP3819965B2 (en) Transmission circuit and automatic transmission power adjustment method
JPH06252658A (en) Broad band low distortion amplifier